- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4570 > KS8999 (Micrel Inc)IC SWITCH 10/100 9PORT 208PQFP PDF資料下載
參數(shù)資料
| 型號： | KS8999 |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 21/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SWITCH 10/100 9PORT 208PQFP |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | * |
| 類型： | * |
| 應(yīng)用： | * |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-MQFP，208-PQFP |
| 供應(yīng)商設(shè)備封裝： | 208-PQFP（28x28） |
| 包裝： | 散裝 |
| 配用： | 576-1023-ND - BOARD EVAL EXPERIMENT FOR KS8999 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
KS8999
Micrel
KS8999
28
January 2005
EEPROM Operation
The EEPROM interface utilizes 2 pins that provide a clock and a serial data path. As part of the initialization sequence, the
KS8999 reads the contents of the EEPROM and loads the values into the appropriate registers. Note that the first two bytes
in the EEPROM must be “55” and “99” respectively for the loading to occur properly. If these first two values are not correct,
all other data will be ignored.
Data start and stop conditions are signaled on the data line as a state transition during clock high time. A high to low transition
indicates start of data and a low to high transition indicates a stop condition. The actual data that traverses the serial line
changes during the clock low time.
The KS8999 EEPROM interface is compatible with the Atmel AT24C01A part. Address A0, A1 and A2 are fixed to 000. Further
timing and data sequences can be found in the Atmel AT24C01A specification.
Optional CPU Interface
Instead of using an EEPROM to program the KS8999, one can use an external processor. To utilize this feature, the CFGMODE
pin (only available on the 208 pin package) needs to pulled low. This makes the KS8999 serial and clock interface into a slave
rather than a master. In this mode, clock and data are sourced from the processor.
Due to timing constraints, the maximum clock speed that the processor can generate is 8MHz. Data timing is referenced to
the rising edge of the clock and are 10ns for setup and 60ns for hold. The processor needs to supply the exact number of clock
cycles and data bits to program the KS8999 properly. KS8999 won’t start until all of the registers are programmed. Bits are
loaded from high order (bit 7) to low order (bit 0) starting with register 0 and finishing with register 53.
Register 0:
Skip clock on first bit 7
SCL clock cycle: 7
Register 1 to Register 53: provide clock on bit 7 to bit 0
SCL clock cycle: 424
Total SCL clock cycle: 431
B7
B6
B5
B4
B3
B2
B1
B0
B7
B6
B5
B4
B3
SCL
SDA
Register 0
Register 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LFXP20E-3FN388I | IC FPGA 19.7KLUTS 268I/O 388-BGA |
| LFXP20C-4FN388C | IC FPGA 19.7KLUTS 268I/O 388-BGA |
| LFXP15E-5F484C | IC FPGA 15.4KLUTS 300I/O 484-BGA |
| LFXP15E-4F484I | IC FPGA 15.4KLUTS 300I/O 484-BGA |
| LFXP15C-5F484C | IC FPGA 15.4KLUTS 300I/O 484-BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KS8999_11 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Integrated 9-Port 10/100 Switch with PHY and Frame Buffer |
| KS8999-EVAL | 功能描述:BOARD EVAL EXPERIMENT FOR KS8999 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| KS8999I | 功能描述:IC SWITCH 9-PORT 10/100 208-PQFP RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| KS9/KSE9/59/103/115 | 制造商:PEPPERL+FUCHS 功能描述:Through beam cable sensor,PNP o/p 250mm |
| KS9~11 | 制造商:Tohodenzai 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。