- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374364 > KMM466S203CT (SAMSUNG SEMICONDUCTOR CO. LTD.) 2Mx64 SDRAM SODIMM(2M x 64 動(dòng)態(tài) RAM模塊) PDF資料下載
參數(shù)資料
| 型號(hào)： | KMM466S203CT |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 2Mx64 SDRAM SODIMM(2M x 64 動(dòng)態(tài) RAM模塊) |
| 中文描述： | 2Mx64 SDRAM內(nèi)存的SODIMM（2米× 64動(dòng)態(tài)內(nèi)存模塊） |
| 文件頁(yè)數(shù)： | 12/13頁(yè) |
| 文件大小： | 121K |
| 代理商： | KMM466S203CT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)
SERIAL PRESENCE DETECT
SDRAM MODULE
KMM466S203CT-F0
Byte #
Function Described
Function Supported
Hex value
Note
-0
-0
0
# of bytes written into serial memory at module manufacturer
128bytes
80h
1
Total # of bytes of SPD memory device
256bytes (2K-bit)
08h
2
Fundamental memory type
SDRAM
04h
3
# of row address on this assembly
11
0Bh
1
4
# of column address on this assembly
9
09h
1
5
# of module banks on this assembly
1 bank
01h
6
Data width of this assembly
64 bits
40h
7
...... Data width of this assembly
-
00h
8
Voltage interface standard of this assembly
LVTTL
01h
9
SDRAM cycle time @CAS latency of 3
10ns
A0h
2
10
SDRAM access time from clock @CAS latency of 3
7ns
70h
2
11
DIMM configuraion type
Non parity
00h
12
Refresh rate & type
15.625us, support self refresh
80h
13
Primary SDRAM width
x8
08h
14
Error checking SDRAM width
None
00h
15
Minimum clock delay for back-to-back random column
t
CCD
= 1CLK
01h
16
SDRAM device attributes : Burst lengths supported
1, 2, 4, 8 & full page
8Fh
17
SDRAM device attributes : # of banks on SDRAM device
2 banks
02h
18
SDRAM device attributes : CAS latency
2 & 3
06h
19
SDRAM device attributes : CS latency
0 CLK
01h
20
SDRAM device attributes : Write latency
0 CLK
01h
21
SDRAM module attributes
Non-buffered, non-registered
& redundant addressing
00h
22
SDRAM device attributes : General
+/- 10% voltage tolerance,
Burst Read Single bit Write
precharge all, auto precharge
0Eh
23
SDRAM cycle time @CAS latency of 2
13ns
D0h
2
24
SDRAM access time from clock @CAS latency of 2
8ns
80h
2
25
SDRAM cycle time @CAS latency of 1
-
00h
2
26
SDRAM access time from clock @CAS latency of 1
-
00h
2
27
Minimum row precharge time (=t
RP
)
26ns
1Ah
28
Minimum row active to row active delay (t
RRD
)
20ns
14h
29
Minimum RAS to CAS delay (=t
RCD
)
26ns
1Ah
30
Minimum activate precharge time (=t
RAS
)
50ns
32h
31
Module bank density
1 bank of 16MB
04h
32~61 Superset information (maybe used in future)
-
00h
62
SPD data revision code
2nd edition
01h
63
Checksum for bytes 0 ~ 62
-
F1h
ü
Organization : 2Mx64
ü
Composition : 2Mx8 *8
ü
Used component part # : KM48S2020CT-F10
ü
# of banks in module : 1 bank
ü
# of banks in component : 2 banks
ü
Feature : 1,000mil height & double sided component
ü
Refresh : 4K/64ms
ü
Contents ;
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KMM466S204CT | 2Mx64 SDRAM SODIMM(2M x 64 動(dòng)態(tài) RAM模塊) |
| KMM5321200C2W | 1Mx32 DRAM SIMM (1MX16 Base) |
| KMM5321200C2WG | 1Mx32 DRAM SIMM (1MX16 Base) |
| KMM5321204C2W | 1Mx32 DRAM SIMM (1MX16 Base) |
| KMM5321204C2WG | CABLE ASSEMBLY; BNC MALE TO SMA MALE; 50 OHM, RG196A/U COAX; *USES STANDARD 50 OHM INTERFACE CONNECTORS* |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KMM466S824CT2F0 | 制造商:Samsung Semiconductor 功能描述: |
| KMM47 | 制造商:TYSEMI 制造商全稱(chēng):TY Semiconductor Co., Ltd 功能描述:SILICON PLANAR ZENER DIODES |
| KMM471M200HCNDB | 制造商:United Chemi-Con 功能描述:SN200X147 UCC N12J2C |
| KMM471M200HCNTB | 制造商:United Chemi-Con 功能描述:SN200X147 UCC S6A2A |
| KMM471M200JBNTB | 制造商:United Chemi-Con 功能描述:SN200X147 UCC S11F2B |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。