- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374364 > KMM378S1723T (SAMSUNG SEMICONDUCTOR CO. LTD.) 16Mx72 SDRAM DIMM(16M x 72 動態(tài) RAM模塊) PDF資料下載
參數(shù)資料
| 型號： | KMM378S1723T |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 16Mx72 SDRAM DIMM(16M x 72 動態(tài) RAM模塊) |
| 中文描述： | 16Mx72 SDRAM的內(nèi)存（1,600 × 72動態(tài)內(nèi)存模塊） |
| 文件頁數(shù)： | 2/11頁 |
| 文件大?。?/td> | 159K |
| 代理商： | KMM378S1723T |
SDRAM MODULE
KMM378S1723T
REV. 1 April. '98
Preliminary
INPUT FUNCTION DESCRIPTION
CLK
Clock input
Disables or enables device operation by masking or
enabling all inputs except CLK, CKE and DQM
CS
CKE
Masks system clock to freeze operation from the next
clock cycle. CKE should be enabled at least one cycle
prior to new command.
Disables input buffers for power down standby.
Address
Row & column address are multiplexed on the same
pins.
Row address:RA0~RA11, Column address:CA0~CA9
BA0,BA1
Selects bank to be activated during row address latch
time and selects bank for read/wirte during column
address latch time.
RAS
Latches row address on the positive edge of the CLK
with RAS low. Enables row access & precharge.
CAS
Latches column address on the positive edge of the
CLK with RAS low. Enables column access.
WE
Enables write operation and row precharge.
Latches data in starting from CAS ,WE active.
DQM
Makes data output Hi-Z, tSHZ after the clock and
masks the output. Blocks data intput when DQM active
DQ
Data inputs/outputs are multiplexed on the same pins.
The device operates in the transparent mode when
REGE is low. The A data is latched if CLK is held at a
high or low logic level. If REGE is low, the A-bus data
is stored in the latch/flip-flop on the low-to-high transi-
tion of CLK. REGE is tied to Vcc through 10K ohm
Resistor on PCB. So if REGE of module is floating, this
module will be operated as registered mode.
REGE
PIN NAMES
* These pins are not used in this module.
** These pins should be NC in the system which does not support SPD.
Pin Name
A0~A11
Function
Address Input (multiplexed)
BA0, BA1
DQ0 ~ DQ71
CLK0
CKE0
CS0
RAS
CAS
WE
DQM
REGE
SDRAM Bank Select
Data Inputs / Outputs
Clock Input
Clock Enable Input
Chip Select Input
Row Address Storbe
Colume Address Strobe
Write Enable
DQ Mask Enable
Buffer Enable
Unbuffered Physical Detect Input/Output
(separate)
Address input for EEPROM
Serial Data I/O for PD
Clock Input for PD
Power Supply
Power supply for Data Input/Output
Ground
Reserved Future Use
No Connection
*IN, *OUT
**SA0 ~ SA2
**SDA
**SCL
V
DD
V
DDQ
Vss
RFU
NC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KMM378S203CT | 2Mx72 SDRAM DIMM(2Mx72 動態(tài) RAM模塊) |
| KMM378S3227BT | 32Mx72 SDRAM DIMM(32M x 72 動態(tài) RAM模塊) |
| KMM378S3320T | 32Mx72 SDRAM DIMM(32M x 72 動態(tài) RAM模塊) |
| KMM466F404BS2 | 4M x 64 DRAM SODIMM(4M x 64 動態(tài) RAM模塊) |
| KMM466F804BS1 | 8M x 64 DRAM SODIMM(8M x 64 動態(tài) RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KMM38 | 制造商:TYSEMI 制造商全稱:TY Semiconductor Co., Ltd 功能描述:SILICON PLANAR ZENER DIODES |
| KMM39 | 制造商:TYSEMI 制造商全稱:TY Semiconductor Co., Ltd 功能描述:SILICON PLANAR ZENER DIODES |
| KMM391M400MCND | 制造商:United Chemi-Con 功能描述:SN400X139 UCC S6L9A |
| KMM4 | 制造商:TYSEMI 制造商全稱:TY Semiconductor Co., Ltd 功能描述:SILICON PLANAR ZENER DIODES |
| KMM40 | 制造商:TYSEMI 制造商全稱:TY Semiconductor Co., Ltd 功能描述:SILICON PLANAR ZENER DIODES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。