- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374362 > KM736V787 (SAMSUNG SEMICONDUCTOR CO. LTD.) 128Kx36-Bit Synchronous Burst SRAM(128Kx36位同步靜態(tài) RAM) PDF資料下載
參數(shù)資料
| 型號： | KM736V787 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128Kx36-Bit Synchronous Burst SRAM(128Kx36位同步靜態(tài) RAM) |
| 中文描述： | 128K × 36至位同步突發(fā)靜態(tài)存儲器（128K × 36至位同步靜態(tài)內(nèi)存） |
| 文件頁數(shù)： | 2/15頁 |
| 文件大?。?/td> | 344K |
| 代理商： | KM736V787 |
KM736V787
128Kx36 Synchronous SRAM
- 2 -
Rev 1.0
May. 1998
WEd
FAST ACCESS TIMES
Parameter
Symbol
-7
-8
-9
Unit
Cycle Time
t
CYC
8.5
10
12
ns
Clock Access Time
t
CD
7.5
8
9
ns
Output Enable Access Time
t
OE
3.5
3.5
3.5
ns
128Kx36-Bit Synchronous Burst SRAM
The KM736V787 is 4,718,592 bits Synchronous Static Random
Access Memory designed to support zero wait state perfor-
mance for advanced Pentium/Power PC based system. And
with CS
1
high, ADSP is blocked to control signals.
It can be organized as 128K words of 36 bits. And it integrates
address and control registers, a 2-bit burst address counter and
high output drive circuitry onto a single integrated circuit for
reduced components counts implementation of high perfor-
mance cache RAM applications.
Write cycles are internally self-timed and synchronous.
The self-timed write feature eliminates complex off chip write
pulse shaping logic, simplifying the cache design and further
reducing the component count.
Burst cycle can be initiated with either the address status pro-
cessor(ADSP) or address status cache controller(ADSC)
inputs. Subsequent burst addresses are generated internally in
the system
′
s burst sequence and are controlled by the burst
address advance(ADV) input.
ZZ pin controls Power Down State and reduces Stand-by cur-
rent regardless of CLK.
The KM736V787 is implemented with SAMSUNG
′
s high perfor-
mance CMOS technology and is available in a 100pin TQFP
package. Multiple power and ground pins are utilized to mini-
mize ground bounce.
GENERAL DESCRIPTION
FEATURES
Synchronous Operation.
On-Chip Address Counter.
Write Self-Timed Cycle.
On-Chip Address and Control Registers.
Single 3.3V+0.3V/-0.165V Power Supply.
5V Tolerant Inputs except I/O Pins.
Byte Writable Function.
Global Write Enable Controls a full bus-width write.
Power Down State via ZZ Signal.
Asynchronous Output Enable Control.
ADSP, ADSC, ADV Burst Control Pins.
LBO Pin allows a choice of either a interleaved burst or a lin-
ear burst.
Three Chip Enables for simple depth expansion with No Data
Contention.
TTL-Level Three-State Output.
100-TQFP-1420A
LOGIC BLOCK DIAGRAM
CLK
LBO
ADV
ADSC
ADSP
CS
1
CS
2
CS
2
GW
BW
WEa
WEc
OE
ZZ
DQa
~ DQd
DQPa ~ DQPd
BURST CONTROL
LOGIC
BURST
ADDRESS
COUNTER
128Kx36
MEMORY
ARRAY
ADDRESS
REGISTER
CONTROL
LOGIC
OUTPUT
BUFFER
DATA-IN
REGISTER
C
R
C
R
A
′
0
~A
′
1
A
0
~A
1
A
2
~A
16
A
0
~A
16
相關PDF資料 |
PDF描述 |
|---|---|
| KM736V789 | 128Kx36-Bit Synchronous Pipelined Burst SRAM(128Kx36位同步流水線脈沖靜態(tài) RAM) |
| KM736V790 | 128Kx36-Bit Synchronous Pipelined Burst SRAM(128Kx36位同步流水線脈沖靜態(tài) RAM) |
| KM736V795 | 128Kx36-Bit Synchronous Pipelined Burst SRAM(128Kx36位同步流水線脈沖靜態(tài) RAM) |
| KM736V799 | 128Kx36-Bit Synchronous Pipelined Burst SRAM(128Kx36位同步流水線脈沖靜態(tài) RAM) |
| KM93C46 | 1K BIT SERIAL ELECTRICALLY ERASABLE PROM |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM736V887 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18 Synchronous SRAM |
| KM736V989 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Kx36 & 1Mx18 Synchronous SRAM |
| KM737N | 制造商:FRONTIER 制造商全稱:Frontier Electronics. 功能描述:10mm Adjustable Shielded RF Coil (I) |
| KM737N-LFR | 制造商:FRONTIER 制造商全稱:Frontier Electronics. 功能描述:10mm Adjustable Shielded RF Coil (I) |
| KM738N | 制造商:FRONTIER 制造商全稱:Frontier Electronics. 功能描述:10mm Adjustable Shielded RF Coil (I) |
發(fā)布緊急采購，3分鐘左右您將得到回復。