參數(shù)資料
| 型號： | KAD5612P-12Q72 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 16/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 125MSPS DUAL 72-QFN |
| 產品培訓模塊： | High-Speed Analog-to-Digital Converters |
| 標準包裝： | 1 |
| 系列： | FemtoCharge™ |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 125M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉換器數(shù)目： | 2 |
| 功率耗散（最大）： | 369mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 72-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 72-QFN（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
23
FN6803.2
September 9, 2009
tri-level OUTFMT pin selects the data format (refer to “Data
Format” on page 18). This functionality can be overridden
and controlled through the SPI, as shown in Table 14.
This register is not changed by a Soft Reset.
ADDRESS 0X74: OUTPUT_MODE_B
ADDRESS 0X75: CONFIG_STATUS
Bit 6 DLL Range
This bit sets the DLL operating range to fast (default) or
slow.
Internal clock signals are generated by a delay-locked loop
(DLL), which has a finite operating range. Table 15 shows
the allowable sample rate ranges for the slow and fast
settings.
The output_mode_B and config_status registers are used in
conjunction to select the frequency range of the DLL clock
generator. The method of setting these options is different
from the other registers.
The procedure for setting output_mode_B is shown in
Figure 41. Read the contents of output_mode_B and
config_status and XOR them. Then XOR this result with the
desired value for output_mode_B and write that XOR result
to the register.
Device Test
The KAD5612 can produce preset or user defined patterns
on the digital outputs to facilitate in situ testing. A static word
can be placed on the output bus, or two different words can
alternate. In the alternate mode, the values defined as
Word 1 and Word 2 (as shown in Table 16) are set on the
output bus on alternating clock phases. The test mode is
enabled asynchronously to the sample clock, therefore
several sample clock cycles may elapse before the data is
present on the output bus.
ADDRESS 0XC0: TEST_IO
Bits 7:6 User Test Mode
These bits set the test mode to static (0x00) or alternate
(0x01) mode. Other values are reserved.
The four LSBs in this register (Output Test Mode) determine
the test pattern in combination with registers 0xC2 through
0xC5. Refer to Table 17.
ADDRESS 0XC2: USER_PATT1_LSB
ADDRESS 0XC3: USER_PATT1_MSB
These registers define the lower and upper eight bits,
respectively, of the first user-defined test word.
ADDRESS 0XC4: USER_PATT2_LSB
ADDRESS 0XC5: USER_PATT2_MSB
These registers define the lower and upper eight bits,
respectively, of the second user-defined test word.
TABLE 13. OUTPUT MODE CONTROL
VALUE
OUTPUT MODE
0x93[7:5]
000
Pin Control
001
LVDS 2mA
010
LVDS 3mA
100
LVCMOS
TABLE 14. OUTPUT FORMAT CONTROL
VALUE
0x93[2:0]
OUTPUT FORMAT
000
Pin Control
001
Two’s Complement
010
Gray Code
100
Offset Binary
TABLE 15. DLL RANGES
DLL RANGE
MIN
MAX
UNIT
Slow
40
100
MSPS
Fast
80
fS MAX
MSPS
FIGURE 41. SETTING OUTPUT_MODE_B REGISTER
READ
CONFIG_STATUS
0x75
READ
OUTPUT_MODE_B
0x74
DESIRED
VALUE
WRITE TO
0x74
TABLE 16. OUTPUT TEST MODES
VALUE
0xC0[3:0]
WORD 1
WORD 2
OUTPUT TEST
MODE
0000
Off
0001
Midscale
0x8000
N/A
0010
Positive Full-Scale
0xFFFF
N/A
0011
Negative Full-Scale
0x0000
N/A
0100
Checkerboard
0xAAAA
0x5555
0101
Reserved
N/A
0110
Reserved
N/A
0111
One/Zero
0xFFFF
0x0000
1000
User Pattern
user_patt1
user_patt2
KAD5612P
相關PDF資料 |
PDF描述 |
|---|---|
| V48B2M100BF2 | CONVERTER MOD DC/DC 2V 100W |
| MS27484E18B11P | CONN PLUG 11POS STRAIGHT W/PINS |
| V48B2M100BF | CONVERTER MOD DC/DC 2V 100W |
| MS27473P22A55S | CONN PLUG 55POS STRAIGHT W/SCKT |
| V48B2M100BL3 | CONVERTER MOD DC/DC 2V 100W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KAD5612P-17Q72 | 功能描述:IC ADC 12BIT 170MSPS DUAL 72-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:FemtoCharge™ 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個單端，單極 |
| KAD5612P-21Q72 | 制造商:Intersil Corporation 功能描述:ADC DUAL PIPELINED 210MSPS 12-BIT PARALLEL 72QFN EP - Rail/Tube 制造商:Intersil Corporation 功能描述:IC ADC 12BIT 210MSPS DUAL 72-QFN 制造商:Intersil Corporation 功能描述:12-Bit, 210MSPS Dual-Channel ADC, Programmable LVDS/LVCMOS Outputs. 72- QFN 制造商:Intersil Corporation 功能描述:KAD5612P Series Dual Ch 12-Bit SMT Analog to Digital Converter QFN-72EP 制造商:Intersil Corporation 功能描述:Analog to Digital Converters - ADC 12-BIT 210MSPS DL-CH ADC PROG LVDS/LVCMOS |
| KAD5612P-25Q72 | 制造商:Intersil Corporation 功能描述:ADC DUAL PIPELINED 250MSPS 12-BIT PARALLEL 72QFN EP - Rail/Tube 制造商:Intersil Corporation 功能描述:IC ADC 12BIT 250MSPS DUAL 72-QFN 制造商:Intersil Corporation 功能描述:IC, ADC, 12BIT, Resolution (Bits):12bit, Sampling Rate:250MSPS, Supply Voltage T |
| KA-D9E-011 | 制造商:Leach International Corporation 功能描述:MID RANGE - Bulk |
| KA-D9F-005 | 制造商:Leach International Corporation 功能描述:MID RANGE - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。