- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374300 > K9S3208V0A-SSB0 (SAMSUNG SEMICONDUCTOR CO. LTD.) 4M x 8 bit SmartMedia Card PDF資料下載
參數(shù)資料
| 型號： | K9S3208V0A-SSB0 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 4M x 8 bit SmartMedia Card |
| 中文描述： | 4米× 8位SmartMedia卡 |
| 文件頁數(shù)： | 4/26頁 |
| 文件大?。?/td> | 353K |
| 代理商： | K9S3208V0A-SSB0 |
K9S3208V0A-SSB0
SmartMedia
TM
4
PRODUCT INTRODUCTION
The K9S3208V0A is a 33Mbit(34,603,008 bit) memory organized as 8192 rows(pages) by 528 columns. Spare sixteen columns are
located from column address of 512 to 527. A 528-byte data register is connected to memory cell arrays accommodating data trans-
fer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells
that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of the 16
pages formed by one NAND structures, totaling 4,224 NAND structures of 16 cells. The array organization is shown in Figure 2. The
program and read operations are executed on a page basis, while the erase operation is executed on block basis. The memory array
consists of 512 separately or grouped erasable 8K-byte blocks. It indicates that the bit by bit erase operation is prohibited on the
K9S3208V0A.
The K9S3208V0A has addresses multiplexed into 8 I/O
′
s. This scheme dramatically reduces pin counts and allows systems
upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through
I/O
′
s by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address
Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. All commands require one bus cycle
except for Block Erase command which requires two cycles : a cycle for erase-setup and another for erase-execution after block
address loading. The 4M byte physical space requires 22 addresses, thereby requiring three cycles for byte-level addressing: column
address, low row address and high row address, in that order. Page Read and Page Program need the same three address cycles
following the required command input. In Block Erase operation, however, only the two row address cycles are used.
Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of
the K9S3208V0A.
Table 1. COMMAND SETS
NOTE
: 1. The 00h command defines starting address of the 1st half of registers.
The 01h command defines starting address of the 2nd half of registers.
After data access on the 2nd half of register by the 01h command, the status pointer is
automatically moved to the 1st half register(00h) on the next cycle.
Function
1st. Cycle
2nd. Cycle
Acceptable Command during Busy
Read 1
00h/01h
(1)
-
Read 2
50h
-
Read ID
90h
-
Reset
FFh
-
O
Page Program
80h
10h
Block Erase
60h
D0h
Read Status
70h
-
O
相關PDF資料 |
PDF描述 |
|---|---|
| K9T1G08U0M | 128M x 8 Bits NAND Flash Memory |
| KA10R25 | TSS KA Series |
| KA1222 | DUAL LOW NOISE EQUALIZER AMPLIFIER |
| KA1H0165R | Fairchild Power Switch(FPS) |
| KA1H0165R-TU | Fairchild Power Switch(FPS) |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K9S5608V0A-SSB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:32M x 8 Bit SmartMediaTM Card |
| K9S5608V0B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:SmartMedia CARD |
| K9S5608V0BSSB0000 PRG | 制造商:Samsung Semiconductor 功能描述: |
| K9S5608V0C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:SmartMedia CARD |
| K9S6408V0A-SSB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8M x 8 Bit SmartMediaTM Card |
發(fā)布緊急采購，3分鐘左右您將得到回復。