- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374292 > K7A401800M (SAMSUNG SEMICONDUCTOR CO. LTD.) 256Kx18 Synchronous SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | K7A401800M |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 256Kx18 Synchronous SRAM |
| 中文描述： | 256Kx18同步SRAM |
| 文件頁數(shù)： | 5/15頁 |
| 文件大?。?/td> | 283K |
| 代理商： | K7A401800M |
K7A401800M
256Kx18 Synchronous SRAM
- 5 -
Rev 2.0
March 1999
SYNCHRONOUS TRUTH TABLE
Notes :
1. X means "Don
′
t
Care".
2. The rising edge of clock is symbolized by
↑
.
3. WRITE = L means Write operation in WRITE TRUTH TABLE.
WRITE = H means Read operation in WRITE TRUTH TABLE.
4. Operation finally depends on status of asynchronous input pins(ZZ and OE).
CS
1
CS
2
CS
2
ADSP ADSC
ADV
WRITE
CLK
ADDRESS ACCESSED
OPERATION
H
X
X
X
L
X
X
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
N/A
Not Selected
L
L
X
L
X
X
X
N/A
Not Selected
L
X
H
L
X
X
X
N/A
Not Selected
L
L
X
X
L
X
X
N/A
Not Selected
L
X
H
X
L
X
X
N/A
Not Selected
L
H
L
L
X
X
X
External Address
Begin Burst Read Cycle
L
H
L
H
L
X
L
External Address
Begin Burst Write Cycle
L
H
L
H
L
X
H
External Address
Begin Burst Read Cycle
X
X
X
H
H
L
H
Next Address
Continue Burst Read Cycle
H
X
X
X
H
L
H
Next Address
Continue Burst Read Cycle
X
X
X
H
H
L
L
Next Address
Continue Burst Write Cycle
H
X
X
X
H
L
L
Next Address
Continue Burst Write Cycle
X
X
X
H
H
H
H
Current Address
Suspend Burst Read Cycle
H
X
X
X
H
H
H
Current Address
Suspend Burst Read Cycle
X
X
X
H
H
H
L
↑
↑
Current Address
Suspend Burst Write Cycle
H
X
X
X
H
H
L
Current Address
Suspend Burst Write Cycle
WRITE TRUTH TABLE
Notes :
1. X means "Don
′
t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(
↑
).
GW
BW
WEa
WEb
OPERATION
H
H
X
X
READ
H
L
H
H
READ
H
L
L
H
WRITE BYTE a
H
L
H
L
WRITE BYTE b
H
L
L
L
WRITE ALL BYTEs
L
X
X
X
WRITE ALL BYTEs
TRUTH TABLES
ASYNCHRONOUS TRUTH TABLE
(See Notes 1 and 2)
:
OPERATION
ZZ
OE
I/O STATUS
Sleep Mode
H
X
High-Z
Read
L
L
DQ
L
H
High-Z
Write
L
X
Din, High-Z
Deselected
L
X
High-Z
Notes
1. X means "Don
′
t Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must be
disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current does
not depend on cycle time.
5. Deselected means power down state of which stand-by current
depends on cycle time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7A401809A | 128Kx36 & 256Kx18-Bit Synchronous Pipelined Burst SRAM |
| K7A403609A | 128Kx36 & 256Kx18-Bit Synchronous Pipelined Burst SRAM |
| K7A801800B | 256Kx36 & 512Kx18 Synchronous SRAM |
| K7A803600B | 256Kx36 & 512Kx18 Synchronous SRAM |
| K7A801800M | 256Kx36 & 512Kx18 Synchronous SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7A401800M-QC14 | 制造商:Samsung Semiconductor 功能描述: |
| K7A401809A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18-Bit Synchronous Pipelined Burst SRAM |
| K7A401809B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36/x32 & 256Kx18 Synchronous SRAM |
| K7A401809B-QC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36/x32 & 256Kx18 Synchronous SRAM |
| K7A403200B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36/x32 & 256Kx18 Synchronous SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。