- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄299244 > K4S280432M-TC80 32M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54 PDF資料下載
參數(shù)資料
| 型號(hào)： | K4S280432M-TC80 |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 32M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| 封裝： | 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 |
| 文件頁(yè)數(shù)： | 3/10頁(yè) |
| 文件大小： | 125K |
| 代理商： | K4S280432M-TC80 |
K4S280432M
CMOS SDRAM
Rev. 0.0 Aug. 1999
The K4S280432M is 134,217,728 bits synchronous high data
rate Dynamic RAM organized as 4 x 8,388,608 words by 4 bits,
fabricated with SAMSUNG
′s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock I/O transactions are possible on every clock
cycle. Range of operating frequencies, programmable burst
length and programmable latencies allow the same device to be
useful for a variety of high bandwidth, high performance mem-
ory system applications.
JEDEC standard 3.3V power supply
LVTTL compatible with multiplexed address
Four banks operation
MRS cycle with address key programs
-. CAS latency (2 & 3)
-. Burst length (1, 2, 4 & 8 page)
-. Burst type (Sequential & Interleave)
All inputs are sampled at the positive going edge of the system
clock.
Burst read single-bit write operation
DQM for masking
Auto & self refresh
64ms refresh period (4K Cycle)
GENERAL DESCRIPTION
FEATURES
FUNCTIONAL BLOCK DIAGRAM
8M x 4Bit x 4 Banks Synchronous DRAM
ORDERING INFORMATION
Part No.
Max Freq.
Inter-
Package
K4S280432M-TC/L80
125MHz(CL=3)
LVTTL
54pin
TSOP(II)
K4S280432M-TC/L1H
100MHz(CL=2)
K4S280432M-TC/L1L
100MHz(CL=3)
K4S280432M-TC/L10
66MHz(CL=2 &3)
Bank Select
Data Input Register
8M x 4
S
e
n
s
e
A
M
P
O
u
tp
u
t
B
u
ffe
r
I/O
C
o
n
tr
o
l
Column Decoder
Latency & Burst Length
Programming Register
A
d
re
s
R
e
g
is
te
r
R
o
w
B
u
ffe
r
R
e
fr
e
s
h
C
o
u
n
te
r
R
o
w
D
e
c
o
d
e
r
C
o
l.
B
u
ffe
r
L
R
A
S
L
C
B
R
LCKE
LRAS
LCBR
LWE
LDQM
CLK
CKE
CS
RAS
CAS
WE
DQM
LWE
LDQM
DQi
CLK
ADD
LCAS
LWCBR
8M x 4
Timing Register
* Samsung Electronics reserves the right to change products or specification without notice.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4S280832M-TC1L0 | 16M X 8 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| K4S281632D-TI7C | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| K4S281632D-TP7C | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| K50-3C0E35.3280MR | CRYSTAL OSCILLATOR, CLOCK, 35.328 MHz, CMOS OUTPUT |
| K50-3C1E27.0000MR | CRYSTAL OSCILLATOR, CLOCK, 27 MHz, CMOS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4S280832A | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S280832A-TC/L10 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S280832A-TC/L1H | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S280832A-TC/L1L | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S280832A-TC/L75 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。