參數(shù)資料
型號(hào): K4D553238F-GC2A
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: RECTIFIER BRIDGE 1A 50V 50A-ifsm 1.1V-vf 10uA-ir DFM 50/TUBE
中文描述: 片256Mbit GDDR SDRAM內(nèi)存
文件頁(yè)數(shù): 14/17頁(yè)
文件大?。?/td> 309K
代理商: K4D553238F-GC2A
256M GDDR SDRAM
K4D553238F-GC
- 14 -
Rev 1.3 (Mar. 2005)
Note 1 :
- The JEDEC DDR specification currently defines the output data valid window(tDV) as the time period when the data
strobe and all data associated with that data strobe are coincidentally valid.
- The previously used definition of tDV(=0.35tCK) artificially penalizes system timing budgets by assuming the worst case
output vaild window even then the clock duty cycle applied to the device is better than 45/55%
- A new AC timing term, tQH which stands for data output hold time from DQS is difined to account for clock duty cycle
variation and replaces tDV
- tQHmin = tHP-X where
. tHP=Minimum half clock period for any given cycle and is defined by clock high or clock low time(tCH,tCL)
. X=A frequency dependent timing allowance account for tDQSQmax
tQH Timing (CL4, BL2)
1
tHP
CK, CK
DQS
DQ
CS
2
5
0
COMMAND
READA
tQH
Qa0
tDQSQ(max)
tDQSQ(max)
3
4
Qa1
VALID
NOP
NOP
NOP
NOP
NOP
NOP
VALID
t
IS
t
IS
CK, CK
CKE
Command
Exit Powr Down mode
Enter Power Down mode
(Read or Write operation
must not be in progress)
3t
CK
Power Down Timing
相關(guān)PDF資料
PDF描述
K4D553238F-GC33 256Mbit GDDR SDRAM
K4D553238F-GC36 256Mbit GDDR SDRAM
K4D553238F 256Mbit GDDR SDRAM
K4D553238F-GC 256Mbit GDDR SDRAM
K4D553238F-JC 256Mbit GDDR SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4D553238F-GC33 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR SDRAM
K4D553238F-GC36 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR SDRAM
K4D553238F-JC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR SDRAM
K4D553238F-JC2A 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR SDRAM
K4D553238F-JC33 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR SDRAM