參數(shù)資料
型號(hào)： JZ48F4L0BTY
廠商： Intel Corp.
英文描述： StrataFlash Wireless Memory
中文描述： 無(wú)線的StrataFlash存儲(chǔ)器
文件頁(yè)數(shù)： 55/106頁(yè)
文件大?。?/td> 1272K
代理商： JZ48F4L0BTY
Intel StrataFlash Wireless Memory (L18)
Datasheet
Intel StrataFlash Wireless Memory (L18)
Order Number: 251902, Revision: 009
April 2005
55
10.3.4
Data Hold
For burst read operations, the Data Hold (DH) bit determines whether the data output remains valid
on DQ[15:0] for one or two-clock cycles. This period of time is called the “data cycle”. When DH
is set, output data is held for two clocks (default). When DH is cleared, output data is held for one
clock (see
Figure 26
). The processor’s data setup time and the flash memory’s clock-to-data output
delay should be considered when determining whether to hold output data for one or two clocks. A
method for determining the Data Hold configuration is shown below:
To set the device at one clock data hold for subsequent reads, the following condition must be
satisfied:
t
CHQV
(ns) + t
DATA
(ns)
≤
One CLK Period (ns)
t
DATA
= Data set up to Clock (defined by CPU)
For example, with a clock frequency of 40 MHz, the clock period is 25 ns. Assuming
t
CHQV
= 20 ns and t
DATA
= 4ns. Applying these values to the formula above:
20 ns + 4 ns
≤
25 ns
The equation is satisfied and data will be available at every clock period with data hold setting at
one clock.
If t
CHQV
(ns) + t
DATA
(ns) >
One CLK Period (ns), data hold setting of 2 clock periods must be
used.
Table 13.
WAIT Functionality Table
Condition
WAIT
Notes
CE# = ‘1’, OE# = ‘X’
CE# = ‘X’, OE# = ‘1’
High-Z
1
CE# =’0’, OE# = ‘0’
Active
1
Synchronous Array Reads
Active
1
Synchronous Non-Array Reads
Active
1
All Asynchronous Reads
Deasserted
1
All Writes
High-Z
1,2
Notes:
1.
Active:
WAIT is asserted until data becomes valid, then
deasserts
When OE# = V
IH
during writes, WAIT = High-Z
2.
相關(guān)PDF資料
PDF描述
JZ48F4L0BTZ StrataFlash Wireless Memory
JZ48F4L0QBY StrataFlash Wireless Memory
JZ48F4L0QBZ StrataFlash Wireless Memory
JZ48F4L0QTY StrataFlash Wireless Memory
JZ48F4L0QTZ StrataFlash Wireless Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
JZ48F4L0BTZ 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory
JZ48F4L0QBY 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory
JZ48F4L0QBZ 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory
JZ48F4L0QTY 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory
JZ48F4L0QTZ 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*