2CMOS Memory Write/Erase Characteristics Perf" />

      參數(shù)資料
      型號(hào): ISPPAC-CLK5308S-01TN48I
      廠商: Lattice Semiconductor Corporation
      文件頁(yè)數(shù): 53/56頁(yè)
      文件大小: 0K
      描述: IC BUFFER FANOUT 8OUTPUT 48TQFP
      標(biāo)準(zhǔn)包裝: 250
      系列: ispClock™
      類型: 時(shí)鐘發(fā)生器,扇出配送,零延遲緩沖器
      PLL: 帶旁路
      輸入: HSTL,LVCMOS,LVDS,LVPECL,LVTTL,SSTL
      輸出: eHSTL,HSTL,LVCMOS,LVTTL,SSTL
      電路數(shù): 1
      比率 - 輸入:輸出: 2:8
      差分 - 輸入:輸出: 是/無
      頻率 - 最大: 267MHz
      除法器/乘法器: 是/無
      電源電壓: 3 V ~ 3.6 V
      工作溫度: -40°C ~ 85°C
      安裝類型: 表面貼裝
      封裝/外殼: 48-LQFP
      供應(yīng)商設(shè)備封裝: 48-TQFP(7x7)
      包裝: 托盤
      其它名稱: 220-1001
      Lattice Semiconductor
      ispClock5300S Family Data Sheet
      6
      E
      2CMOS Memory Write/Erase Characteristics
      Performance Characteristics – Power Supply
      DC Electrical Characteristics – Single-Ended Logic
      DC Electrical Characteristics – LVDS
      DC Electrical Characteristics – Differential LVPECL
      Parameter
      Conditions
      Min.
      Typ.
      Max.
      Units
      Erase/Reprogram Cycles
      1000
      Symbol
      Parameter
      Conditions
      Typ.
      Max.
      Units
      ICCD
      Core Supply Current
      2
      fVCO = 400MHz Feedback Output Active
      110
      150
      mA
      ICCDADDER
      Incremental ICCD per Active
      Output
      fOUT = 267MHz
      1.5
      mA
      ICCA
      Analog Supply Current
      2
      fVCO = 400MHz
      5.5
      7
      mA
      ICCO
      Output Driver Supply Current
      (per Bank)
      VCCO = 1.8V
      1, LVCMOS, fOUT = 267MHz
      16
      20
      mA
      VCCO = 2.5V
      1, LVCMOS, fOUT = 267MHz
      21
      27
      mA
      VCCO = 3.3V
      1, LVCMOS, fOUT = 267MHz
      27
      35
      mA
      ICCJ
      JTAG I/O Supply Current (static)
      VCCJ = 1.8V
      300
      A
      VCCJ = 2.5V
      400
      A
      VCCJ = 3.3V
      400
      A
      1. Supply current consumed by each bank, both outputs active, 5pF load.
      2.All unused REFCLK and feedbacks connected to ground.
      Logic Standard
      VIL (V)
      VIH (V)
      VOL Max. (V) VOH Min. (V)
      IOL (mA)
      IOH (mA)
      Min.
      Max.
      Min.
      Max.
      LVTTL/LVCMOS 3.3V
      -0.3
      0.8
      2
      3.6
      0.4
      VCCO - 0.4
      12
      3
      -12
      3
      LVCMOS 1.8V
      -0.3
      0.68
      1.07
      3.6
      0.4
      VCCO - 0.4
      12
      3
      -12
      3
      LVCMOS 2.5V
      -0.3
      0.7
      1.7
      3.6
      0.4
      VCCO - 0.4
      12
      3
      -12
      3
      SSTL2 Class 1
      -0.3
      VREF - 0.18 VREF + 0.18
      3.6
      0.54
      1
      VCCO - 0.81
      1
      7.6
      -7.6
      SSTL3 Class 1
      -0.3
      VREF - 0.2 VREF + 0.2
      3.6
      0.9
      1
      VCCO - 1.3
      1
      8-8
      HSTL Class 1
      -0.3
      VREF - 0.1 VREF + 0.1
      3.6
      0.4
      2
      VCCO - 0.4
      2
      8-8
      eHSTL Class 1
      -0.3
      VREF - 0.1 VREF + 0.1
      3.6
      0.4
      2
      VCCO - 0.4
      2
      8-8
      1. Specied for 40Ω internal series output termination.
      2. Specied for ≈20Ω internal series output termination, fast slew rate setting.
      3. For slower slew rate setting, IOH, IOL should be limited to 8mA.
      Symbol
      Parameter
      Conditions
      Min.
      Typ.
      Max.
      Units
      VICM
      Common Mode Input Voltage
      VTHD/2
      2.325
      V
      VTHD
      Differential Input Threshold
      VICM ≤ 2V
      ±100
      mV
      2V < VICM < 2.325V
      ±150
      mV
      VIN
      Input Voltage
      0
      2.4
      V
      Symbol
      Parameter
      Test Conditions
      Min.
      Typ.
      Max.
      Units
      VIH
      Input Voltage High
      VCCD = 3.0 to 3.6V
      VCCD - 1.17
      VCCD - 0.88
      V
      VCCD = 3.3V
      2.14
      2.42
      VIL
      Input Voltage Low
      VCCD = 3.0 to 3.6V
      VCCD - 1.81
      VCCD - 1.48
      V
      VCCD = 3.3V
      1.49
      1.83
      相關(guān)PDF資料
      PDF描述
      X9317WM8Z IC XDCP SGL 100TAP 10K 8-MSOP
      ADF4001BCPZ IC CLOCK GEN PLL 200MHZ 20LFCSP
      VI-JTW-MZ-S CONVERTER MOD DC/DC 5.5V 25W
      ADF4001BRUZ IC CLOCK GEN PLL 16-TSSOP
      VE-J4B-MZ-S CONVERTER MOD DC/DC 95V 25W
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      ISPPACCLK5308S-01TN48I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
      ISPPACCLK5308S-01TN64C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
      ISPPACCLK5308S-01TN64I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
      ispPAC-CLK5312S-01T48C 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 ISP Zero Delay Unv F an-Out Buf-Sngl End RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
      ISPPACCLK5312S-01T48C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended