- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384539 > ISPLSI2096VL-165LT128 (LATTICE SEMICONDUCTOR CORP) 2.5V In-System Programmable SuperFAST⑩ High Density PLD PDF資料下載
參數(shù)資料
| 型號： | ISPLSI2096VL-165LT128 |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | 2.5V In-System Programmable SuperFAST⑩ High Density PLD |
| 中文描述： | EE PLD, 8 ns, PQFP128 |
| 封裝： | TQFP-128 |
| 文件頁數(shù)： | 9/11頁 |
| 文件大?。?/td> | 142K |
| 代理商： | ISPLSI2096VL-165LT128 |
Specifications
ispLSI 2096VL
9
Pin Description
Input/Output Pins - These are the general purpose I/O pins used by the
logic array.
NAME
Table 2-0002-2096VL
TQFP PIN NUMBERS
DESCRIPTION
21,
27,
35,
41,
51,
57,
64,
71,
85,
91,
99,
105,
115,
121,
128,
7,
19
48
77
14
15
112
20
22,
28,
36,
42,
52,
58,
65,
72,
86,
92,
100,
106,
116,
122,
1,
8,
80,
17
23,
29,
37,
43,
53,
59,
67,
73,
87,
93,
101,
107,
117,
123,
3,
9,
I/O 0 - I/O 5
I/O 6 - I/O 11
I/O 12 - I/O 17
I/O 18 - I/O 23
I/O 24 - I/O 29
I/O 30 - I/O 35
I/O 36 - I/O 41
I/O 42 - I/O 47
I/O 48 - I/O 53
I/O 54 - I/O 59
I/O 60 - I/O 65
I/O 66 - I/O 71
I/O 72 - I/O 77
I/O 78 - I/O 83
I/O 84 - I/O 89
I/O 90 - I/O 95
24,
30,
38,
44,
54,
60,
68,
74,
88,
94,
102,
108,
118,
124,
4,
10,
25,
32,
39,
45,
55,
61,
69,
75,
89,
96,
103,
109,
119,
125,
5,
11,
26
33
40
46
56
62
70
76
90
97
104
110
120
126
6
12
18,
111,
34,
127
50,
63,
2,
95,
16,
114
31,
47,
66,
81,
79,
98,
Global Output Enables input pins.
GOE 0, GOE 1
GND
V
VCC
CC
Ground (GND)
Dedicated Clock input. This clock input is connected to one of the clock
inputs of all the GLBs on the device.
Active Low (0) Reset pin which resets all of the registers in the device.
RESET
Y0, Y1, Y2
13,
49,
82
No Connect.
NC
1
TDI/IN 0
BSCAN
TMS/IN 1
113
84,
78
83,
Dedicated input pins to the device.
IN 4, IN 5
TDO/IN 2
TCK/IN 3
Output/Input This pin performs two functions. When
BSCAN
is logic
low, it functions as an output pin to read serial shift register data. When
BSCAN
is high, it functions as a dedicated input pin.
Input This pin performs two functions. When
BSCAN
is logic low, it
functions as a clock pin for the Boundary Scan state machine. When
BSCAN
is high, it functions as a dedicated input pin.
Input Dedicated in-system programming Boundary Scan enable input
pin. This pin is brought low to enable the programming mode. The TMS,
TDI, TDO and TCK controls become active.
Input This pin performs two functions. When
BSCAN
is logic low, it
functions as a serial data input pin to load programming data into the
device. When
BSCAN
is high, it functions as a dedicated input pin.
nput This pin performs two functions. When
BSCAN
is logic low, it
functions as a mode control pin for the Boundary Scan state machine.
When
BSCAN
is high, it functions as a dedicated input pin.
1. NC pins are not to be connected to any active signal, VCC or GND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPLSI2032VL | 2.5V In-System Programmable SuperFAST⑩ High Density PLD |
| ispLSI2032VE | 3.3V In-System Programmable High Density SuperFAST⑩ PLD |
| ISPLSI2032VE-135LB49 | 3.3V In-System Programmable High Density SuperFAST⑩ PLD |
| ISPLSI2032VE-135LJ44 | 3.3V In-System Programmable High Density SuperFAST⑩ PLD |
| ISPLSI2032VE-135LT44 | IC,Normally-Open Panel-Mount Solid-State Relay,1-CHANNEL,M:HL048HD4.3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPLSI2128 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programable High Density PLD |
| ISPLSI2128-100LM | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programable High Density PLD |
| ISPLSI2128-100LMI | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programable High Density PLD |
| ISPLSI2128-100LQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ISPLSI2128-100LQI | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programable High Density PLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。