- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10742 > ISL98003INZ-110 (Intersil)IC AFE 3CH 8BIT 110MHZ 80EPTQFP PDF資料下載
參數(shù)資料
| 型號： | ISL98003INZ-110 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 30/31頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AFE 3CH 8BIT 110MHZ 80EPTQFP |
| 標準包裝： | 119 |
| 位數(shù)： | 8 |
| 通道數(shù)： | 3 |
| 功率（瓦特）： | 1.1W |
| 電壓 - 電源，模擬： | 1.8V，3.3V |
| 電壓 - 電源，數(shù)字： | 1.65 V ~ 2 V |
| 封裝/外殼： | 80-TQFP 裸露焊盤 |
| 供應商設(shè)備封裝： | 80-TQFP-EP（12x12） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁
8
FN6760.0
September 12, 2008
CLAMPIN
Digital 3.3V input.When this input is high and external CLAMP is selected, connects the selected channels inputs to the
clamp DAC.
CLOCKINVIN
Digital 3.3V input. When high, changes the pixel sampling phase by 180°. Toggle at frame rate during VSYNC to allow 2x
undersampling to sample odd and even pixels on sequential frames. Tie to DGND if unused.
TESTOUT
3.3V digital output. A delayed version of internal COAST or CLAMP when selected.
RESET
Digital 3.3V input, active low, 70k
Ω pull-up to VD. Take low for at least 1s and then high again to reset the ISL98003. This
pin is not necessary for normal use and may be tied directly to the VD supply.
XTALIN
Analog input. Connect to external 12MHz to 27MHz crystal and load capacitor (see crystal spec for recommended loading).
Typical oscillation amplitude is 1.0VP-P centered around 0.5V.
XTALOUT
Analog output. Connect to external 12MHz to 27MHz crystal and load capacitor (see crystal spec for recommended
loading). Typical oscillation amplitude is 1.0VP-P centered around 0.5V.
XCLKOUT
3.3V digital output. Buffered crystal clock output at fXTAL or fXTAL/2. May be used as system clock for other system
components.
SCL
Digital input, 5V tolerant, 500mV hysteresis. Serial data clock for 2-wire interface.
SDA
Bidirectional Digital I/O, open drain, 5V tolerant. Serial data I/O for 2-wire interface.
EXTCLKIN
Digital 3.3V input. External clock input for AFE.
R[7:0]
3.3V digital output. 8-bit Red channel pixel data.
G[7:0]
3.3V digital output. 8-bit Green channel pixel data.
B[7:0]
3.3V digital output. 8-bit Blue channel pixel data.
DATACLK
3.3V digital output. Data (pixel) clock output.
DATACLK
3.3V digital output. Inverse of DATACLK.
HSOUT
3.3V digital output. HSYNC output aligned with pixel data. Use this output to frame the digital output data. This output is
always purely horizontal sync (without any composite sync signals).
HSYNCOUT
3.3V digital output. Buffered HSYNC (or SOG or CSYNC) output. This is typically used for measuring HSYNC period. This
output will pass composite sync signals and Macrovision signals if present on HSYNCIN or SOGIN.
VSYNCOUT
3.3V digital output. Buffered VSYNC output. For composite sync signals, this output will be asserted for the duration of the
disruption of the normal HSYNC pattern. This is typically used for measuring VSYNC period.
INT
Digital output, open drain, 5V tolerant. Interrupt output indicating mode change or command execution status. Pull high
with a 4.7k resistor.
DE
3.3V digital output. High when there is valid video data, low during horizontal and vertical blanking periods.
FIELD
3.3V digital output. For interlaced video, this output will changes states to indicate whether current field is even or odd.
Polarity is determined by configuration register.
VA3.3
Power supply for the analog section. Connect to a 3.3V supply and bypass each pin to GND with 0.1F.
VA1.8
Power supply for the analog section. Connect to a 1.8V supply and bypass each pin to GND with 0.1F.
VPLLA3.3
Power supply for the analog PLL section. Connect to a 3.3V supply and bypass to GND with 0.1F.
GND
Ground return connected to exposed pad.
VD3.3
Power supply for all digital I/Os. Connect to a 3.3V supply and bypass each pin to GND with 0.1F.
VD1.8
Power supply for digital core logic. Connect to a 1.8V supply and bypass each pin to GND with 0.1F.
VADCD1.8
Power supply for the digital ADC section. Connect to a 1.8V supply and bypass to GND with 0.1F.
VPLLD1.8
Power supply for the digital PLL section. Connect to a 1.8V supply and bypass to GND with 0.1F.
DTEST1, 2, 3, 4, 5
For production use only. Tie to GND.
Pin Descriptions (Continued)
SYMBOL
DESCRIPTION
ISL98003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX975EUA+ | IC COMPARATOR SNGL 3V/5V 8-UMAX |
| MAX907EPA+ | IC COMPAR HS DUAL 8-DIP |
| MAX969ESE+ | IC COMPARATOR R-R 16-SOIC |
| VE-JNM-MY-F3 | CONVERTER MOD DC/DC 10V 50W |
| MAX969EEE+ | IC COMPARTR QUAD PROG REF 16QSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL98003INZ-EVALZ | 功能描述:EVALUATION BOARD FOR ISL98003INZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| ISL98012IUZ | 功能描述:直流/直流開關(guān)轉(zhuǎn)換器 1.8V INPUT PWM STP UPG 10LD RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風格:SMD/SMT |
| ISL98012IUZ-T | 功能描述:IC REG BOOST ADJ 0.6A 10MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關(guān)穩(wěn)壓器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 類型:降壓（降壓） 輸出類型:兩者兼有 輸出數(shù):1 輸出電壓:5V，1 V ~ 10 V 輸入電壓:3.5 V ~ 28 V PWM 型:電流模式 頻率 - 開關(guān):220kHz ~ 1MHz 電流 - 輸出:600mA 同步整流器:無 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:16-SSOP（0.154"，3.90mm 寬） 包裝:帶卷 (TR) 供應商設(shè)備封裝:16-QSOP |
| ISL98012IUZ-TK | 功能描述:IC REG BOOST ADJ 0.6A 10MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關(guān)穩(wěn)壓器 系列:- 標準包裝:1 系列:EZBuck™ 類型:降壓（降壓） 輸出類型:可調(diào)式 輸出數(shù):1 輸出電壓:0.8 V ~ 22.1 V 輸入電壓:3 V ~ 26 V PWM 型:電流模式 頻率 - 開關(guān):1.5MHz 電流 - 輸出:1.8A 同步整流器:無 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 包裝:剪切帶 (CT) 供應商設(shè)備封裝:8-DFN（2x2） 其它名稱:785-1276-1 |
| ISL98602IRAAZ | 功能描述:IC LCD SUPPLY 5CH 40QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標準包裝:2,000 系列:- 應用:控制器，DSP 輸入電壓:4.5 V ~ 25 V 輸出數(shù):2 輸出電壓:最低可調(diào)至 1.2V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:30-TFSOP（0.173"，4.40mm 寬） 供應商設(shè)備封裝:30-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。