FN6148.5 September 21, 2010 0x13 PLL Misc (0x04) 0 PLL Lock Edge HSYNC1 0: Lock on trailing edge of HSYNC1 (default) 1: Lock on leading edge of" />
參數資料
型號： ISL98001CQZ-210
廠商： Intersil
文件頁數： 7/31頁
文件大?。?/td> 0K
描述： IC TRPL VIDEO DIGITIZER 128-MQFP
標準包裝： 660
類型： 視頻數字轉換器
應用： 數字電視，顯示器，數字 KVM，圖形處理
安裝類型： 表面貼裝
封裝/外殼： 128-BFQFP
供應商設備封裝： 128-MQFP（14x20）
包裝： 托盤
15
FN6148.5
September 21, 2010
0x13
PLL Misc (0x04)
0
PLL Lock Edge
HSYNC1
0: Lock on trailing edge of HSYNC1 (default)
1: Lock on leading edge of HSYNC1
1
PLL Lock Edge
HSYNC2
0: Lock on trailing edge of HSYNC2 (default)
1: Lock on leading edge of HSYNC2
2
Reserved
Set to 0
3CLKINVIN Pin
Disable
0: CLKINVIN pin enabled (default)
1: CLKINVIN pin disabled (internally forced low)
5:4
CLKINVIN Pin
Function
00: CLKINV (default)
01: External CLAMP (See Note)
10: External COAST
11: External PIXCLK
Note: the CLAMP pulse is used to
- perform a DC restore (if enabled)
- start the ABLC function (if enabled), and
- update the data to the Offset DACs (always).
In the default internal CLAMP mode, the ISL98001
automatically generates the CLAMP pulse. If External
CLAMP is selected, the Offset DAC values only
change on the leading edge of CLAMP. If there is no
internal clamp signal, there will be up to a 100ms
delay between when the PGA gain or offset DAC
register is written to, and when the PGA or offset DAC
is actually updated.
6XCLKOUT Frequency 0: XCLKOUT = fCRYSTAL (default)
1: XCLKOUT = fCRYSTAL/2
7
Disable XCLKOUT
0 = XCLKOUT enabled
1 = XCLKOUT is logic low
0x14
DC Restore and ABLC starting pixel MSB
(0x00)
4:0
DC Restore and
ABLC starting
pixel (MSB)
Pixel after HSYNCIN trailing edge to begin
DC restore and ABLC functions. 13-bits.
Set this register to the first stable black pixel following
the trailing edge of HSYNCIN.
0x15
DC Restore and ABLC starting pixel LSB
(0x03)
7:0
DC Restore and
ABLC starting
pixel (LSB)
0x16
DC Restore Clamp Width
(0x10)
7:0
DC Restore clamp
width (pixels)
Width of DC restore clamp used in AC-coupled
configurations. Has no effect on ABLC. Minimum
value is 0x02 (a setting of 0x01 or 0x00 will not
generate a clamp pulse).
0x17
ABLC Configuration (0x40)
0
ABLC disable
0: ABLC enabled (default)
1: ABLC disabled
1
Reserved
Set to 0.
3:2
ABLC pixel width
Number of black pixels averaged every line for ABLC
function
00: 16 pixels [default]
01: 32 pixels
10: 64 pixels
11: 128 pixels
6:4
ABLC bandwidth
ABLC Time constant (lines) = 2(5+[6:4])
000 = 32 lines
100 = 512 lines (default)
111 = 4096 lines
7
Reserved
Set to 0.
Register Listing (Continued)
ADDRESS
REGISTER (DEFAULT VALUE)
BIT(S)
FUNCTION NAME
DESCRIPTION
ISL98001
相關PDF資料
PDF描述
ISL59921IRZ IC ANLG VID LINE TRPL 20-QFN
C091 31K107 100 2 CONN CIR MALE 7POS R/A CABLE
A3FBAU CONN PLUG CORD FMAL 3PIN BLK/AU
PX0921/03/S CONN RCPT 3POS W/SOCKET
09CL4M CONN DIN MALE PLUG 4POS STR
相關代理商/技術參數
參數描述
ISL98001CQZ-240 功能描述:IC TRPL VIDEO DIGITIZER 128-MQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
ISL98001CQZ-275 功能描述:IC TRPL VIDEO DIGITIZER 128-MQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
ISL98001CQZ-EVALZ 功能描述:EVALUATION BOARD ISL98001CQZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
ISL98001CQZ-R5296 制造商:Intersil Corporation 功能描述:ISL98001CQZ PB-FREE TRIPLE VIDEO DIGITIZER W/ DIGITAL PLL, T - Trays
ISL98001IQZ-140 功能描述:IC TRPL VIDEO DIGITIZER 128-MQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 標準包裝:250 系列:- 類型:電平移位器 應用:LCD 電視機/監(jiān)控器 安裝類型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤 供應商設備封裝:28-WQFN（4x4）裸露焊盤 包裝:帶卷 (TR) 其它名稱:296-32523-2TPS65198RUYT-ND
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*