參數(shù)資料
型號： ISL90726
廠商： Intersil Corporation
元件分類： 數(shù)字電位計
英文描述： Digitally Controlled Potentiometer (XDCP)
中文描述： 數(shù)控電位器（數(shù)字電位器）
文件頁數(shù)： 4/8頁
文件大?。?/td> 226K
代理商： ISL90726
4
FN8244.1
August 3, 2005
SERIAL INTERFACE SPECIFICATIONS
V
IL
SDA, and SCL input buffer LOW
voltage
-0.3
0.3*V
CC
V
V
IH
SDA, and SCL input buffer HIGH
voltage
0.7*V
CC
V
CC
+
0.3
V
Hysteresis
SDA and SCL input buffer hysteresis
0.05*
V
CC
V
V
OL
SDA output buffer LOW voltage,
sinking 4mA
0
0.4
V
Cpin
(Note 10) SDA, and SCL pin capacitance
10
pF
f
SCL
SCL frequency
400
kHz
t
IN
Pulse width suppression time at SDA
and SCL inputs
Any pulse narrower than the max spec is
suppressed.
50
ns
t
AA
SCL falling edge to SDA output data
valid
SCL falling edge crossing 30% of V
CC
, until
SDA exits the 30% to 70% of V
CC
window.
900
ns
t
BUF
Time the bus must be free before the
start of a new transmission
SDA crossing 70% of V
CC
during a STOP
condition, to SDA crossing 70% of V
CC
during
the following START condition.
1300
ns
t
LOW
Clock LOW time
Measured at the 30% of V
CC
crossing.
1300
ns
t
HIGH
Clock HIGH time
Measured at the 70% of V
CC
crossing.
600
ns
t
SU:STA
START condition setup time
SCL rising edge to SDA falling edge. Both
crossing 70% of V
CC
.
600
ns
t
HD:STA
START condition hold time
From SDA falling edge crossing 30% of V
CC
to
SCL falling edge crossing 70% of V
CC
.
600
ns
t
SU:DAT
Input data setup time
From SDA exiting the 30% to 70% of V
CC
window, to SCL rising edge crossing 30% of
V
CC
100
ns
t
HD:DAT
Input data hold time
From SCL rising edge crossing 70% of V
CC
to
SDA entering the 30% to 70% of V
CC
window.
0
ns
t
SU:STO
STOP condition setup time
From SCL rising edge crossing 70% of V
CC
, to
SDA rising edge crossing 30% of V
CC
.
600
ns
t
HD:STO
STOP condition hold time for read, or
volatile only write
From SDA rising edge to SCL falling edge. Both
crossing 70% of V
CC
.
600
ns
t
DH
Output data hold time
From SCL falling edge crossing 30% of V
CC
,
until SDA enters the 30% to 70% of V
CC
window.
0
ns
t
R
(Note 12)
SDA and SCL rise time
From 30% to 70% of V
CC
20 +
0.1 * Cb
250
ns
t
F
(Note 12)
SDA and SCL fall time
From 70% to 30% of V
CC
20 +
0.1 * Cb
250
ns
Cb
(Note 12)
Capacitive loading of SDA or SCL
Total on-chip and off-chip
10
400
pF
Rpu
(Note 12)
SDA and SCL bus pull-up resistor off-
chip
Maximum is determined by t
R
and t
F
.
For Cb = 400pF, max is about 2~2.5k
.
For Cb = 40pF, max is about 15~20k
.
1
k
Operating Specifications
(Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
TYP
(Note 1)
MAX
UNIT
ISL90726
相關(guān)PDF資料
PDF描述
ISL90726UIE6Z 350V, 120mA, 35. 1-Form-A relay with an optocoupler
ISL90726UIE6Z-TK 250V, 170mA, 20. 1-Form-A relay with an optocoupler
ISL90726WIE6Z Digitally Controlled Potentiometer (XDCP)
ISL90726WIE6Z-TK Digitally Controlled Potentiometer (XDCP)
ISL90727UIE627Z-TK Digitally Controlled Potentiometer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL90726UIE627Z 功能描述:IC XDCP 128-TAP 50KOHM SC70-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標準包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C（設(shè)備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
ISL90726UIE627Z-TK 功能描述:IC POT DGTL 50K OHM SC70-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標準包裝:3,300 系列:WiperLock™ 接片:257 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 150 ppm/°C 存儲器類型:易失 接口:3 線 SPI（芯片選擇） 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-VDFN 裸露焊盤 供應商設(shè)備封裝:8-DFN-EP（3x3） 包裝:帶卷 (TR)
ISL90726UIE6Z 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digitally Controlled Potentiometer (XDCP)
ISL90726UIE6Z-TK 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digitally Controlled Potentiometer (XDCP)
ISL90726WIE627Z 制造商:Intersil Corporation 功能描述:DGTL POTENTIOMETER 128POS 10KOHM SGL 6PIN SC-70 - Rail/Tube
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*