參數(shù)資料
型號: ISL6551ABZ
廠商: INTERSIL CORP
元件分類: 穩(wěn)壓器
英文描述: 500-mA Peak Step-Up, Step-Down, Inverting Switching Voltage Regulator 14-PDIP -40 to 85
中文描述: DUAL SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, PDSO28
封裝: ROHS COMPLIANT, PLASTIC, MS-013AE, SOIC-28
文件頁數(shù): 8/26頁
文件大?。?/td> 619K
代理商: ISL6551ABZ
8
FN9066.4
July 8, 2005
Drive Signals Timing Diagrams
Timing Diagram Descriptions
The two upper drivers (UPPER1 and UPPER2) are driven at
a fixed 50% duty cycle and the two lower drivers (LOWER1
and LOWER2) are PWM-controlled on the trailing edge,
while the leading edge employs resonant delay (T2 and T4).
In current mode control, the sensed switch (FET) current
(I
LOWER1
and I
LOWER2
) is processed in the Ramp Adjust
and Leading Edge Blanking (LEB) circuits and then compared
to a control signal (EAO). Spikes, due to parasitic elements in
the bridge circuit, would falsely trigger the comparator
generating the PWM signal. To prevent false triggering, the
leading edge of the sensed current signal is blanked out by
T1, which can be programmed at the R_LEB pin with a
resistor. Internal switches gate the analog input to the PWM
comparator, implementing the blanking function that
eliminates response degrading delays which would be caused
if filtering of the current feedback was incorporated. The dead
time (T3 and T5) is the delay to turn on the upper FET
(UPPER1/UPPER2) after its corresponding lower FET
(LOWER1/LOWER2) is turned off when the bridge is
operating at maximum duty cycle in normal conditions, or is
responding to load transients or input line dipping conditions.
Therefore, the upper and lower FETs that are located at the
same side of the bridge can never be turned on together, which
eliminates shoot-through currents. SYNC1 and SYNC2 are the
gate control signals for the output synchronous rectifiers. They
are biased by VDD and are capable of driving capacitive loads
up to 20pF at 1MHz clock frequency (500kHz switching
frequency). External drivers with high current capabilities are
required to drive the synchronous rectifiers, cascading with
both synchronous signals (SYNC1 and SYNC2).
CLOCK
UPPER1
UPPER2
SYNC1
SYNC2
LOWER1
I
LOWER1
RAMP ADJUST
OUTPUT TO
PWM
LOGIC
T1
T2
T3
T4
T5
T1 = Leading edge blanking
T2 = T4 = Resonant delay
T3 = T5 = dead time
In the above figure, the values for T1 through T5 are exaggerated for demonstration purposes.
LOWER2
NOTES:
EAO
I
LOWER2
EAO
EAO
ISL6551
相關PDF資料
PDF描述
ISL6551ARZ Wide-Range Power-Supply Controller 8-PDIP -20 to 85
ISL6551EVAL1 Wide-Range Power-Supply Controller 8-PDIP -20 to 85
ISL6551IR Wide-Range Power-Supply Controller 8-SO -20 to 85
ISL6551IR-T ZVS Full Bridge PWM Controller
ISL6552CBZ Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller
相關代理商/技術參數(shù)
參數(shù)描述
ISL6551ABZ-T 功能描述:IC REG CTRLR FLYBACK PWM 28-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:帶卷 (TR)
ISL6551AR 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述:
ISL6551AR-T 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述:
ISL6551ARZ 功能描述:IC REG CTRLR FLYBACK PWM 28-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:帶卷 (TR)
ISL6551ARZ-T 功能描述:IC REG CTRLR FLYBACK PWM 28-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 包裝:帶卷 (TR)