- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383154 > ISL6532A (Intersil Corporation) ACPI Regulator/Controller for Dual Channel DDR Memory Systems PDF資料下載
參數(shù)資料
| 型號： | ISL6532A |
| 廠商： | Intersil Corporation |
| 英文描述： | ACPI Regulator/Controller for Dual Channel DDR Memory Systems |
| 中文描述： | ACPI的穩(wěn)壓器/雙通道DDR內(nèi)存控制器系統(tǒng) |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 504K |
| 代理商： | ISL6532A |
9
and the V
DDQ
switching regulator will be disabled. NCH is
pulled low to disable the backfeed blocking MOSFET.
PGOOD will also transition LOW. When V
TT
is disabled, the
internal reference for the V
TT
regulator is internally shorted
to the V
TT
rail. This allows the V
TT
rail to float. When
floating, the voltage on the V
TT
rail will depend on the
leakage characteristics of the memory and MCH I/O pins. It
is important to note that the V
TT
rail may not bleed down to 0V.
The V
DDQ
rail will be supported in the S3 state through the
standby V
DDQ
LDO. When S3 transitions LOW, the Standby
regulator is immediately enabled. The switching regulator is
disabled synchronous to the switching waveform. The shut
off time will range between 4 and 8us. The standby LDO is
capable of supporting up to 650mA of load with P5VSBY tied
to the 5V Standby Rail. The standby LDO may receive input
from either the 3.3V Standby rail or the 5V Standby rail
through the P5VSBY pin. It is recommended that the 5V
Standby rail be used as the current delivery capability of the
LDO is greater.
Sleep to Active (S3 to S0 Transition)
When SLP_S3 transitions from LOW to HIGH with SLP_S5
held HIGH and after the 12V rail exceeds POR, the
ISL6532A will enable the V
DDQ
switching regulator, disable
the V
DDQ
standby regulator, enable the V
TT
LDO and force
the NCH pin to a high impedance state turning on the
blocking MOSFET. The AGP LDO goes through a 2048 clock
cycle soft-start. The internal short between the V
TT
reference and the V
TT
rail is released. Upon release of the
short, the capacitor on VREF_IN is then charged up through
the internal resistor divider network. The V
TT
output will
follow this capacitor charge up, and acting as the S3 to S0
transition soft start for the V
TT
rail. The PGOOD comparator
is enabled only after 2048 clock cycles, or typically 8.2ms,
have passed following the S3 transition to a HIGH state.
Figure 2 illustrates a typical state transition from S3 to S0. It
should be noted that the soft start profile of the V
TT
LDO
output will vary according to the value of the capacitor on the
VREF_IN pin.
Active to Shutdown (S0 to S5 Transition)
When the system transitions from active, S0, state to
shutdown, S4/S5, state, the ISL6532A IC disables all
regulators and forces the PGOOD pin and the NCH pin
LOW.
V
DDQ
Over Current Protection (S0 State)
The over-current function protects the switching converter
from a shorted output by using the upper MOSFET on-
resistance, r
DS(ON)
, to monitor the current. This method
enhances the converter’s efficiency and reduces cost by
eliminating a current sensing resistor.
The over-current function cycles the soft-start function in a
hiccup mode to provide fault protection. A resistor (R
OCSET
)
programs the over-current trip level (see Typical Application
diagrams on pages 3 and 4). An internal 20
μ
A (typical)
current sink develops a voltage across R
OCSET
that is
referenced to the converter input voltage. When the voltage
across the upper MOSFET (also referenced to the converter
input voltage) exceeds the voltage across R
OCSET
, the over-
current function initiates a soft-start sequence. The initiation
of soft start will affect all regulators. The V
TT
regulator is
directly affected as it receives it’s reference from V
DDQ
. The
AGP LDO will also be soft started, and as such, the AGP
LDO voltage will be disabled while the V
DDQ
regulator is
disabled.
Figure 3 illustrates the protection feature responding to an
over current event. At time T0, an over current condition is
sensed across the upper MOSFET. As a result, the regulator
is quickly shutdown and the internal soft-start function
begins producing soft-start ramps. The delay interval seen
FIGURE 1. TYPICAL COLD START
V
TT
V
DDQ
500mV/DIV
12VATX 2V/DIV
5VSBY
1V/DIV
S3
S5
500mV/DIV
V
AGP
500mV/DIV
12V POR
SOFT START
INITIATES
SOFT START ENDS
PGOOD COMPARATOR
ENABLED
2048 CLOCK
CYCLES
2048 CLOCK
CYCLES
PGOOD
5V/DIV
FIGURE 2. TYPICAL S3 to S0 STATE TRANSITION
V
TT
V
DDQ
500mV/DIV
12VATX 2V/DIV
S3
S5
500mV/DIV
PGOOD
5V/DIV
V
AGP
500mV/DIV
V
TT_FLOAT
12V POR
PGOOD COMPARATOR
ENABLED
2048 CLOCK
CYCLES
ISL6532A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6532ACR | ACPI Regulator/Controller for Dual Channel DDR Memory Systems |
| ISL6532ACR-T | ACPI Regulator/Controller for Dual Channel DDR Memory Systems |
| ISL6532ACRZ | PWM Control Circuit 16-SOIC 0 to 70 |
| ISL6532ACRZ-T | PWM Control Circuit 16-SSOP 0 to 70 |
| ISL6532BCRZ-T | ACPI Regulator/Controller for Dual Channel DDR Memory Systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6532ACR | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 應(yīng)用說明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:37 系列:- 應(yīng)用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| ISL6532ACR-T | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 應(yīng)用說明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:37 系列:- 應(yīng)用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| ISL6532ACRZ | 功能描述:DC/DC 開關(guān)控制器 3-IN-1 DDRG W/NO OC FOR SPRINGDALE MBS RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| ISL6532ACRZ-T | 功能描述:DC/DC 開關(guān)控制器 3-IN-1 DDRG W/NO OC SPRINGDALE MBS 28L RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| ISL6532ACRZ-TK | 功能描述:DC/DC 開關(guān)控制器 3-IN-1 DDRG W/NO OC SPRINGDALE MBS 28L RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。