- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383154 > ISL6532A (Intersil Corporation) ACPI Regulator/Controller for Dual Channel DDR Memory Systems PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL6532A |
| 廠商： | Intersil Corporation |
| 英文描述： | ACPI Regulator/Controller for Dual Channel DDR Memory Systems |
| 中文描述： | ACPI的穩(wěn)壓器/雙通道DDR內(nèi)存控制器系統(tǒng) |
| 文件頁(yè)數(shù)： | 7/16頁(yè) |
| 文件大?。?/td> | 504K |
| 代理商： | ISL6532A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
7
Functional Pin Description
5VSBY (Pin 2)
5VSBY is the bias supply of the ISL6532A. It is typically
connected to the 5V standby rail of an ATX power supply.
During S4/S5 sleep states the ISL6532A enters a reduced
power mode and draws less than 1mA (I
CC_S5
) from the
5VSBY supply. The supply to 5VSBY should be locally
bypassed using a 0.1
μ
F capacitor.
P12V (Pin 25)
P12V provides the gate drive to the switching MOSFETs of
the PWM power stage. The V
TT
regulation circuit and the
Linear Driver are also powered by P12V. P12V is not
required except during S0/S1/S2 operation. P12V is typically
connected to the +12V rail of an ATX power supply.
5VSBY (Pin 11)
This pin provides the V
DDQ
output power during S3 sleep
state. The regulator is capable of providing standby V
DDQ
power from either the 5VSBY or 3.3VSBY rail. It is
recommended that the 5VSBY rail be used as the output
current handling capability of the standby LDO is higher than
with the 3.3VSBY rail.
GND, GNDA, GNDP, GNDQ (Pins 1, 3, 4, 17, 29)
The GND terminals of the ISL6532A provide the return path
for the V
TT
LDO, standby LDO and switching MOSFET gate
drivers. High ground currents are conducted directly through
the exposed paddle of the QFN package which must be
electrically connected to the ground plane through a path as
low in inductance as possible. GNDA is the Analog ground
pin, GNDQ is the return for the VTT regulator and GNDP is
the return for the upper and lower gate drives.
UGATE (Pin 26)
UGATE drives the upper (control) FET of the V
DDQ
synchronous buck switching regulator. UGATE is driven
between GND and P12V.
LGATE (Pin 27)
LGATE drives the lower (synchronous) FET of the V
DDQ
synchronous buck switching regulator. LGATE is driven
between GND and P12V.
FB (Pin 15) and COMP (Pin 16)
The V
DDQ
switching regulator employs a single voltage
control loop. FB is the negative input to the voltage loop error
amplifier. The positive input of the error amplifier is
connected to a precision 0.8V reference and the output of
the error amplifier is connected to the COMP pin. The V
DDQ
output voltage is set by an external resistor divider
connected to FB. With a properly selected divider, V
DDQ
can
be set to any voltage between the power rail (reduced by
converter losses) and the 0.8V reference. Loop
compensation is achieved by connecting an AC network
across COMP and FB.
The FB pin is also monitored for under and over-voltage
events.
PHASE (Pin 20)
Connect this pin to the upper MOSFET’s source. This pin is
used to monitor the voltage drop across the upper MOSFET
for over-current protection.
OCSET (Pin 12)
Connect a resistor (R
OCSET
) from this pin to the drain of the
upper MOSFET. R
OCSET
, an internal 20
μ
A current source
(I
OCSET
), and the upper MOSFET on-resistance (r
DS(ON)
)
set the converter over-current (OC) trip point according to
the following equation:
An over-current trip cycles the soft-start function.
VDDQ (Pins 7, 8, 9)
The VDDQ pins should be connected externally together to
the regulated V
DDQ
output. During S0/S1 states, the VDDQ
pins serve as inputs to the V
TT
regulator and to the V
TT
Reference precision divider. During S3 state, the VDDQ pins
serve as an output from the integrated standby LDO.
VTT (Pins 5, 6)
The VTT pins should be connect externally together. During
S0/S1 states, the VTT pins serve as the outputs of the V
TT
linear regulator. During S3 state, the V
TT
regulator is
disabled.
VTTSNS (Pin 10)
VTTSNS is used as the feedback for control of the V
TT
linear
regulator. Connect this pin to the V
TT
output at the physical
point of desired regulation.
VREF_OUT (Pin 13)
VREF_OUT is a buffered version of V
TT
and also acts as the
reference voltage for the V
TT
linear regulator. It is
recommended that a minimum capacitance of 0.1
μ
F is
connected between V
DDQ
and VREF_OUT and also
between VREF_OUT and ground for proper operation.
VREF_IN (Pin 14)
A capacitor, C
SS
, connected between VREF_IN and ground
is required. This capacitor and the parallel combination of
the Upper and Lower Divider Impedance (R
U
||R
L
), sets the
time constant for the start up ramp when transitioning from
S3 to S0/S1/S2.
The minimum value for C
SS
can be found through the
following equation:
I
PEAK
I
xR
DS ON
)
------------r
=
C
SS
C
V
U
L
------------------------------------------------
>
ISL6532A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6532ACR | ACPI Regulator/Controller for Dual Channel DDR Memory Systems |
| ISL6532ACR-T | ACPI Regulator/Controller for Dual Channel DDR Memory Systems |
| ISL6532ACRZ | PWM Control Circuit 16-SOIC 0 to 70 |
| ISL6532ACRZ-T | PWM Control Circuit 16-SSOP 0 to 70 |
| ISL6532BCRZ-T | ACPI Regulator/Controller for Dual Channel DDR Memory Systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6532ACR | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 電源管理 - 專(zhuān)用 系列:- 應(yīng)用說(shuō)明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:37 系列:- 應(yīng)用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| ISL6532ACR-T | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 電源管理 - 專(zhuān)用 系列:- 應(yīng)用說(shuō)明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:37 系列:- 應(yīng)用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| ISL6532ACRZ | 功能描述:DC/DC 開(kāi)關(guān)控制器 3-IN-1 DDRG W/NO OC FOR SPRINGDALE MBS RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開(kāi)關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| ISL6532ACRZ-T | 功能描述:DC/DC 開(kāi)關(guān)控制器 3-IN-1 DDRG W/NO OC SPRINGDALE MBS 28L RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開(kāi)關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| ISL6532ACRZ-TK | 功能描述:DC/DC 開(kāi)關(guān)控制器 3-IN-1 DDRG W/NO OC SPRINGDALE MBS 28L RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開(kāi)關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。