- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383147 > ISL6421 (Intersil Corporation) Single Output LNB Supply and Control Voltage Regulator with I2C Interface for Advanced Satellite Set-top Box Designs PDF資料下載
參數(shù)資料
| 型號： | ISL6421 |
| 廠商： | Intersil Corporation |
| 英文描述： | Single Output LNB Supply and Control Voltage Regulator with I2C Interface for Advanced Satellite Set-top Box Designs |
| 中文描述： | 單輸出LNB電源和控制穩(wěn)壓器，帶有I2C接口的先進(jìn)衛(wèi)星機(jī)頂盒設(shè)計 |
| 文件頁數(shù)： | 7/10頁 |
| 文件大?。?/td> | 261K |
| 代理商： | ISL6421 |
7
Output Timing
The programmed output voltage rise and fall times can be
set by an external capacitor. The output rise and fall times
will be approximately 3400 times the TCAP value. For the
recommended range of 0.47
μ
F to 2.2
μ
F, the rise and fall
time would be 1.6ms to 7.6ms. Using a 0.47
μ
F capacitor
insures the PWM stays below its overcurrent threshold when
charging a 120
μ
F VSW filter cap during the worst case 13V
to 19V transition. A typical value of 1.0
μ
F is recommended.
This feature affects the programmed voltage rise and fall
times.
Current Limiting (Only one ISEL option needed)
The current limiting block can operate either statically
(simple current clamp) or dynamically. The threshold is
between 575mA and 950mA. When the DCL (Dynamic
Current Limiting) bit is set to LOW, the over current
protection circuit works dynamically. That is, as soon as an
overload is detected, the output is shutdown for a time t
OFF
,
typically 900ms. Simultaneously the overload flag (OLF) bit
of the system register is set to HIGH. After this time has
elapsed, the output is resumed for a time Ton = 20ms.
During Ton, the device output will be current limited to
between 575mA and 950mA. At the end of Ton, if the
overload is still detected, the protection circuit will cycle
again through Toff and Ton. At the end of a full Ton during
which no overload is detected, normal operation is resumed
and the OLF bit is reset to LOW. Typical Ton+Toff time is
920ms as determined by an internal timer. This dynamic
operation can greatly reduce the power dissipation in a short
circuit condition, still ensuring excellent power-on start-up in
most conditions.
However, there could be some cases in which a highly
capacitive load on the output may cause a difficult start-up,
when the dynamic protection is chosen. This can be solved
by initiating a power start-up in static mode (DCL = HIGH)
and then switching to the dynamic mode (DCL = LOW) after
a chosen amount of time. When in static mode, the OLF bit
goes HIGH when the current clamp limit is reached and
returns LOW when the overload condition is cleared. The
OLF bit will be LOW at the end of initial power-on soft-start.
Thermal Resistance
This IC is protected against overheating. When the junction
temperature exceeds 150°C (typical), the step-up converter
and the linear regulator are shut off and the overtemp flag
(OTF) bit of the SR is set HIGH. Normal operation is
resumed and the OTF bit is reset LOW, when the junction is
cooled down to 130°C (typical).
External Output Voltage Selection
The output voltage can be selected by the I
2
C bus.
Additionally, the QFN package offers a pin (SEL18V) for
independent 13V/18V output voltage selection. When using
this pin, the I
2
C bits should be initialized to 13V status.
I
2
C Bus Interface for ISL6421
(Refer to Philips I
2
C Specification, Rev. 2.1)
Data transmission from main microprocessor to the ISL6421
and vice versa takes place through the 2 wires I
2
C bus
interfaces, consisting of the two lines SDA and SCL. Both
SDA and SCL are bidirectional lines, connected to a positive
supply voltage via a pull up resistor. (Pull up resistors to
positive supply voltage must be externally connected). When
the bus is free, both lines are HIGH. The output stage of
ISL6421 will have an open drain/open collector in order to
perform the wired-AND function. Data on the I
2
C bus can be
transferred up to 100kbits/s in the standard-mode or up to
400kbits/s in the fast-mode. The level of logic “0” and logic
“1” is dependent of associated value of Vdd as per electrical
specification table. One clock pulse is generated for each
data bit transferred.
Data Validity
The data on the SDA line must be stable during the HIGH
period of the clock. The HIGH or LOW state of the data line
can only change when the clock signal on the SCL line is
LOW. Refer to Figure 1.
START and STOP Conditions
As shown in the Figure 2, START condition is a HIGH to
LOW transition of the SDA line, while SCL is HIGH. The
STOP condition is a LOW to HIGH transition on the SDA
line, while SCL is HIGH. A STOP condition must be sent
before each START condition.
TABLE 1.
I
2
C BITS
SEL18V
O/P VOLTAGE
13V
Low
13V
13V
High
18V
SDA
SCL
DATA LINE
STABLE
DATA VALID
CHANGE
OF DATA
ALLOWED
FIGURE 1. DATA VALIDITY
SDA
SCL
START
CONDITION
FIGURE 2. START AND STOP WAVEFORMS
STOP
CONDITION
S
P
ISL6421
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6424 | Dual Output LNB Supply and Control Voltage Regulator with I2C Interface for Advanced Satellite Set-Top Box Designs |
| ISL6424ER-T | Dual Output LNB Supply and Control Voltage Regulator with I2C Interface for Advanced Satellite Set-Top Box Designs |
| ISL6424ERZ | Dual Output LNB Supply and Control Voltage Regulator with I2C Interface for Advanced Satellite Set-Top Box Designs |
| ISL6424ER | Quadruple 2-Input Positive-AND Gates 14-TSSOP -40 to 85 |
| ISL6424ERZ-T | Dual Output LNB Supply and Control Voltage Regulator with I2C Interface for Advanced Satellite Set-Top Box Designs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6421AER | 功能描述:IC REG SGL LNB CONTROL 32-QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR) |
| ISL6421AER-T | 功能描述:IC REG SGL LNB CONTROL 32-QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR) |
| ISL6421AERZ | 功能描述:電流型 PWM 控制器 SINGLE LNBP SUPPLY CONTROL VG 32LD MLFP RoHS:否 制造商:Texas Instruments 開關(guān)頻率:27 KHz 上升時間: 下降時間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-14 |
| ISL6421AERZ-T | 功能描述:電流型 PWM 控制器 SINGLE LNBP SUPPLY CONTROL VG 32LD MLFP RoHS:否 制造商:Texas Instruments 開關(guān)頻率:27 KHz 上升時間: 下降時間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-14 |
| ISL6421AEVAL1 | 制造商:Intersil Corporation 功能描述:SGL OUTPUT LNB SUPPLY AND CONTROL VOLT REG W/ I2C INTRFC FOR - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。