參數(shù)資料
型號(hào)： ISL6310EVAL1
廠商： Intersil Corporation
英文描述： Two-Phase Buck PWM Controller with High Current Intergrated MOSFET Driver
中文描述： 兩相降壓PWM控制器，帶有高電流集成MOSFET驅(qū)動(dòng)器
文件頁(yè)數(shù)： 22/27頁(yè)
文件大小： 711K
代理商： ISL6310EVAL1
22
FN9209.2
October 19, 2005
The compensation network consists of the error amplifier
(internal to the ISL6310) and the external R
1
-R
3
, C
1
-C
3
components. The goal of the compensation network is to
provide a closed loop transfer function with high 0dB crossing
frequency (F
0
; typically 0.1 to 0.3 of F
SW
) and adequate
phase margin (better than 45 degrees). Phase margin is the
difference between the closed loop phase at F
0dB
and 180°.
The equations that follow relate the compensation network’s
poles, zeros and gain to the components (R
1
, R
2
, R
3
, C
1
, C
2
,
and C
3
) in Figures 20 and 21. Use the following guidelines for
locating the poles and zeros of the compensation network:
1. Select a value for R
1
(1k
to 5k
, typically). Calculate
value for R
2
for desired converter bandwidth (F
0
). If
setting the output voltage to be equal to the reference set
voltage as shown in Figure 22, the design procedure can
be followed as presented. However, when setting the
output voltage via a resistor divider placed at the input of
the differential amplifier (as shown in Figure 6), in order
to compensate for the attenuation introduced by the
resistor divider, the obtained R
2
value needs be
multiplied by a factor of (R
P1
+R
S1
)/R
P1
. The remainder
of the calculations remain unchanged, as long as the
compensated R
2
value is used.
V
R
F
MAX
IN
LC
2. Calculate C
1
such that F
Z1
is placed at a fraction of the F
LC
,
at 0.1 to 0.75 of F
LC
(to adjust, change the 0.5 factor to
desired number). The higher the quality factor of the output
filter and/or the higher the ratio F
CE
/F
LC
, the lower the F
Z1
frequency (to maximize phase boost at F
LC
).
2
LC
3. Calculate C
2
such that F
P1
is placed at F
CE
.
C
2
1
CE
4. Calculate R
3
such that F
Z2
is placed at F
LC
. Calculate C
3
such that F
P2
is placed below F
SW
(typically, 0.5 to 1.0
times F
SW
). F
SW
represents the per-channel switching
frequency. Change the numerical factor to reflect desired
placement of this pole. Placement of F
P2
lower in frequency
helps reduce the gain of the compensation network at high
frequency, in turn reducing the HF ripple component at the
COMP pin and minimizing resultant duty cycle jitter.
R
LC
2
R
3
0.7 F
SW
It is recommended that a mathematical model is used to plot
the loop response. Check the loop gain against the error
amplifier’s open-loop gain. Verify phase margin results and
adjust as necessary. The following equations describe the
frequency response of the modulator (G
MOD
), feedback
compensation (G
FB
) and closed-loop response (G
CL
):
V
OSC
1
s f
( )
+
COMPENSATION BREAK FREQUENCY EQUATIONS
Figure 23 shows an asymptotic plot of the DC/DC converter’s
gain vs. frequency. The actual Modulator Gain has a high gain
peak dependent on the quality factor (Q) of the output filter,
which is not shown. Using the above guidelines should yield a
compensation gain similar to the curve plotted. The open loop
error amplifier gain bounds the compensation gain. Check the
compensation gain at F
P2
against the capabilities of the error
FIGURE 22. VOLTAGE-MODE BUCK CONVERTER
COMPENSATION DESIGN
-
+
E/A
VREF
COMP
C
1
R
2
R
1
FB
C
2
R
3
C
3
L
C
V
IN
PWM
CIRCUIT
HALF-BRIDGE
DRIVE
OSCILLATOR
ESR
EXTERNAL CIRCUIT
ISL6310
V
OUT
V
OSC
DCR
UGATE
PHASE
LGATE
-
+
VDIFF
VSEN
RGND
R
2
---------------------------------------------
=
C
1
----------------------------------------------
=
C
2
1
–
-------------------------------------------------------
=
R
3
------------
1
–
---------------------
=
C
3
------------------------------------------------
=
G
MOD
f
( )
-----------------------------
ESR
DCR
+
(
)
C
s
2
f
( )
L C
+
----------------------------------+
=
G
FB
f
( )
1
s f
( )
R
C
s f
( )
R
1
+
C
1
C
2
(
)
--------+
=
1
s f
( )
R
R
+
(
)
C
+
1
s f
( )
R
3
C
3
+
(
)
1
s f
( )
R
2
2
1
C
2
---------+
+
-------------------------------------------------------------------------------------------------------------------------
G
CL
f
( )
G
MOD
f
( )
G
FB
f
( )
=
where s f
( )
2
π
=
F
Z1
2
1
------------------------------
=
F
Z2
1
R
3
)
C
3
-----------------------+
=
F
P1
2
π
R
2
2
1
C
2
---------+
--------------------------------------------
=
F
P2
3
3
------------------------------
=
ISL6310
相關(guān)PDF資料
PDF描述
ISL6310IRZ Two-Phase Buck PWM Controller with High Current Intergrated MOSFET Driver
ISL6431A Advanced Pulse Width Modulation (PWM) Controller for Broadband Applications
ISL6431ACB Advanced Pulse Width Modulation (PWM) Controller for Broadband Applications
ISL6520A Adjustable Precision Shunt Regulator 3-SOT-23 -40 to 125
ISL6525CBZ Buck and Synchronous-Rectifier Pulse-Width Modulator (PWM) Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6310EVAL1Z 功能描述:EVALUATION BOARD FOR ISL6310 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - DC/DC 與 AC/DC（離線）SMPS 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:True Shutdown™ 主要目的:DC/DC，步升 輸出及類型:1，非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):升壓 頻率 - 開(kāi)關(guān):3MHz 板類型:完全填充 已供物品:板 已用 IC / 零件:MAX8969
ISL6310IRZ 功能描述:電壓模式 PWM 控制器 W/ANNEAL 2-PH PWM CNTROL W/2-DRVRS RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓?fù)浣Y(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開(kāi)關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel
ISL6310IRZ-T 功能描述:電壓模式 PWM 控制器 W/ANNEAL 2-PH PWM CNTROL W/2-DRVRS RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓?fù)浣Y(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開(kāi)關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel
ISL6312ACRZ 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR)
ISL6312ACRZ-T 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*