- 您現(xiàn)在的位置：買賣IC網 > PDF目錄383142 > ISL6219ACA-T (INTERSIL CORP) Octal D-Type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | ISL6219ACA-T |
| 廠商： | INTERSIL CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | Octal D-Type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85 |
| 中文描述： | SWITCHING CONTROLLER, 1500 kHz SWITCHING FREQ-MAX, PDSO28 |
| 封裝： | 0.150 INCH, PLASTIC, QSOP-28 |
| 文件頁數(shù)： | 10/17頁 |
| 文件大小： | 408K |
| 代理商： | ISL6219ACA-T |
10
OVERVOLTAGE PROTECTION
If the ISL6219A detects output voltages above 115% of VID,
the controller will immediately commands all PWM outputs
low. This directs the Intersil drivers to turn on the lower
MOSFETs and protect the load by preventing any further
increase in output voltage. Once the output voltage falls to
the level set by the VID code, the PWM outputs enter high-
impedance mode. The Intersil drivers respond by turning off
both upper and lower MOSFETs. If the overvoltage condition
reoccurs, the ISL6219A will again command the lower
MOSFETs to turn on. The ISL6219A will continue to protect
the load in this fashion as long as the overvoltage repeats.
After detecting an overvoltage condition, the ISL6219A
terminates normal PWM operation until it is reset by one of
two methods. Either by pulling VCC below the POR falling
threshold and restoring it above the POR rising threshold or
cycling FS/EN.
Under-Voltage
The VSEN pin also detects when the CORE voltage drops
below the VID programmed under-voltage falling threshold.
This causes PGOOD to go low, but has no other effect on
operation and is not latched.
LOAD-LINE REGULATION
In applications with high transient current slew rates, the
lowest-cost solution for maintaining regulation often requires
some kind of controlled output impedance. A current
proportional to the average current of all active channels is
steered into the inverting input of the error amplifier. There is
no DC return path connected to the FB pin except for the
feedback resistor, R
FB
. Therefore, the average current,
I
AVG
, produces a voltage drop across the feedback resistor,
R
FB
, proportional to the output current. In Figure 7, the
steady-state value of V
DROOP
is simply
In the case that each channel uses the same value for R
ISEN
to
sense channel current, a more complete expression for
V
DROOP
can be determined from the expression for I
AVG
as it
is derived from Figures 4 and 5.
I
ENABLE AND DISABLE
Three separate input conditions must be met before the
ISL6219A is released from shut-down mode. The PWM
outputs are held in a high-impedance state to assure the
drivers remain off during shut-down.
The internal power-on reset circuit (POR) prevents the
ISL6219A from starting before the bias voltage at VCC
reaches the POR-rising threshold as defined in
Electrical
Specifications
. The rising threshold is high enough to
guarantee that all parts of the ISL6219A can perform their
functions properly. There is enough hysteresis in the POR-
falling threshold to prevent nuisance tripping.
The frequency select/enable input (FS/EN) has a 1V threshold
which must be exceeded before the internal oscillator begins
running. An external enable signal should be used to control the
gate of an external MOSFET tied to the FS/EN pin, see Figure
8. This MOSFET must pull FS/EN below the 1V threshold to
disable the controller. When enabling the controller, this
1
0
1
0
0
1.350
1
0
0
1
1
1.375
1
0
0
1
0
1.400
1
0
0
0
1
1.425
1
0
0
0
0
1.450
0
1
1
1
1
1.475
0
1
1
1
0
1.500
0
1
1
0
1
1.525
0
1
1
0
0
1.550
0
1
0
1
1
1.575
0
1
0
1
0
1.600
0
1
0
0
1
1.625
0
1
0
0
0
1.650
0
0
1
1
1
1.675
0
0
1
1
0
1.700
0
0
1
0
1
1.725
0
0
1
0
0
1.750
0
0
0
1
1
1.775
0
0
0
1
0
1.800
0
0
0
0
1
1.825
0
0
0
0
0
1.850
TABLE 1. VOLTAGE IDENTIFICATION CODES (Continued)
VID4
VID3
VID2
VID1
VID0
VDAC
V
DROOP
I
AVG
R
FB
=
(EQ. 3)
I
AVG
-------------
r
ISEN
r
ISEN
)
----------------------
=
V
DROOP
I
-------------
)
----------------------
R
FB
=
(EQ. 4)
FIGURE 8. EXTERNAL ENABLE SIGNAL CIRCUIT
EXTERNAL CIRCUIT
FS/EN
+
-
1.23V
-
+
VCC
S1
ENABLE
SIGNAL
ISL6219A
相關PDF資料 |
PDF描述 |
|---|---|
| ISL6219 | Octal D-Type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85 |
| ISL6219CA | DB50 FEMALE SOLDER SHELL |
| ISL6223CA-T | Mobile Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller |
| ISL6223CA | Mobile Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller |
| ISL6223 | Octal D-Type Edge-Triggered Flip-Flops With 3-State Outputs 20-TSSOP -40 to 85 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6219ACAZ | 功能描述:IC REG CTRLR BUCK PWM VM 28-QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:100% 電源電壓:8.2 V ~ 30 V 降壓:無 升壓:無 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:0°C ~ 70°C 封裝/外殼:8-DIP（0.300"，7.62mm） 包裝:管件 產品目錄頁面:1316 (CN2011-ZH PDF) |
| ISL6219ACAZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 28-QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:100% 電源電壓:8.2 V ~ 30 V 降壓:無 升壓:無 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:0°C ~ 70°C 封裝/外殼:8-DIP（0.300"，7.62mm） 包裝:管件 產品目錄頁面:1316 (CN2011-ZH PDF) |
| ISL6219CA | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ISL6219CA-T | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
| ISL6220DWF2E WAF | 制造商:Harris Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。