- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2001 > ISL5314IN (Intersil)IC SYNTHESIZER DIGITAL 48-MQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL5314IN |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 10/17頁(yè) |
| 文件大小： | 0K |
| 描述： | IC SYNTHESIZER DIGITAL 48-MQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 分辨率（位）： | 14 b |
| 主 fclk： | 125MHz |
| 調(diào)節(jié)字寬（位）： | 48 b |
| 電源電壓： | 3 V ~ 5.5 V，4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
2
FN4901.3
January 19, 2010
Pin Descriptions
PIN NO.
PIN NAME
TYPE
PIN DESCRIPTION
44-48, 1-3
C(7:0)
Input
8-bit processor input data bus. C7 is the MSB. Data is written to the control register selected on
A(3:0) on the rising edge of WR when WE is active.
42
WR
Input
Write clock for the processor interface. Parallel data is clocked into the chip on the rising edge of
WR.
40
WE
Input
Write enable. Active low. WE must be active when writing data to the chip.
35-38
A(3:0)
Input
Processor interface address bus. These pins select the destination register for data on the C(7:0)
bus. A3 is the MSB.
6
CLK
Clock
NCO and DAC clock. The phase accumulator and DAC output update on the rising edge of this
clock. CLK can be asynchronous to the WR clock.
8
RESET
Input
Reset. Active low. Resets control registers to their default states (see register description table)
and zeroes the feedback in the phase accumulator. UPDATE must be low for Reset to occur.
30
SCLK
Input
Serial clock. Polarity is programmable. See control word 12. May be asynchronous to CLK. If not
used, connect to DGND.
27
SDATA
Input
Serial data. See control word 12. If not used, connect to DGND.
32
SSYNC
Input
Serial sync. See control word 12. If not used, connect to DGND.
9UPDATE
Input
Active low. Updates the active control registers only. It has no effect on the ENOFR or PH(1:0)
pins. This pin is provided for updating an entire frequency word at once rather than byte by byte.
33, 34
PH(1:0)
Input
Phase offset bits. The phase of the output is shifted. If not used, these pins should be grounded.
00 – 0° reference
01 – 90° shift
10 – 180° shift
11 – 270° shift
4
ENOFR
Input
Enable offset frequency. Active high. When high, the offset frequency bus is enabled to the phase
accumulator. When low, the offset frequency bus is zeroed. This pin does not affect the contents
of the offset frequency registers. If not used, the pin should be grounded.
10
COMPOUT
Output
Comparator output.
11
REFLO
Input
Connect to analog ground to enable the DAC’s internal 1.2V reference or connect to AVDD to
disable the internal reference.
12
REFIO
Input
Reference voltage input for the DAC if internal reference is disabled. Recommend the use of a
0.1F cap to ground from the REFIO pin when a DC reference voltage is used.
13
FSADJ
Full scale current adjust for the DAC. Use a resistor to ground (RSET) to adjust the full scale
output current. Full Scale Output Current = 32 x VFSADJ/RSET, where VFSADJ equals the
reference voltage.
14
COMP1
Noise reduction for the DAC. Connect a 0.1F cap to AVDD plane.
19
COMP2
Noise reduction for the DAC. Connect a 0.1F cap to AGND plane.
18
IOUTA
Output
DAC current output.
17
IOUTB
Output
DAC complementary current output.
20
AVDD
Power
Analog supply voltage.
15, 16, 21, 24
AGND
GND
Analog ground.
7, 26, 31, 43
DVDD
Power
Digital supply voltage.
5, 25, 28, 29, 41
DGND
GND
Digital ground.
22, 23
IN+, IN-
Input
Comparator inputs. To power down the comparator, connect both of these pins to the analog
power supply. This will conserve ~4mA of current.
39
NC
No connect.
ISL5314
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL55100AIRZ-T | IC COMP DRVR/WINDOW 18V 72-QFN |
| ISL55100BIRZ | IC COMP DRVR/WINDOW 18V 72-QFN |
| ISL5627INZ | IC DAC DUAL 8BIT 3.3V 48-LQFP |
| ISL5629/2INZ | IC DAC 8BIT CMOS DUAL 48LQFP |
| ISL5727INZ | IC DAC DUAL 10BIT 3.3V 48-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL5314INZ | 功能描述:IC SYNTHESIZER DIGITAL 48-MQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| ISL54000 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Integrated Audio Amplifier Systems |
| ISL54000IRTZ | 功能描述:IC AMP AUDIO PWR 1.23W AB 20TQFN RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 音頻放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:DirectDrive® 類(lèi)型:D 類(lèi) 輸出類(lèi)型:1-通道（單聲道），帶立體聲耳機(jī) 在某負(fù)載時(shí)最大輸出功率 x 通道數(shù)量:930mW x 1 @ 8 歐姆; 40mW x 2 @ 16 歐姆 電源電壓:2.7 V ~ 5.5 V 特點(diǎn):消除爆音，差分輸入，I²C，靜音，關(guān)閉，音量控制 安裝類(lèi)型:表面貼裝 供應(yīng)商設(shè)備封裝:25-WLP（2.09x2.09） 封裝/外殼:25-WFBGA，WLCSP 包裝:帶卷 (TR) 其它名稱(chēng):MAX97000EWA+T-ND |
| ISL54000IRTZ-T | 功能描述:IC AMP AUDIO PWR 1.23W AB 20TQFN RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 音頻放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:DirectDrive® 類(lèi)型:D 類(lèi) 輸出類(lèi)型:1-通道（單聲道），帶立體聲耳機(jī) 在某負(fù)載時(shí)最大輸出功率 x 通道數(shù)量:930mW x 1 @ 8 歐姆; 40mW x 2 @ 16 歐姆 電源電壓:2.7 V ~ 5.5 V 特點(diǎn):消除爆音，差分輸入，I²C，靜音，關(guān)閉，音量控制 安裝類(lèi)型:表面貼裝 供應(yīng)商設(shè)備封裝:25-WLP（2.09x2.09） 封裝/外殼:25-WFBGA，WLCSP 包裝:帶卷 (TR) 其它名稱(chēng):MAX97000EWA+T-ND |
| ISL54001 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Integrated Audio Amplifier Systems |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。