- 您現在的位置：買賣IC網 > PDF目錄383133 > ISL5217 (Intersil Corporation) Quad Programmable Up Converter PDF資料下載
參數資料
| 型號： | ISL5217 |
| 廠商： | Intersil Corporation |
| 英文描述： | Quad Programmable Up Converter |
| 中文描述： | 四可編程轉換器 |
| 文件頁數： | 17/43頁 |
| 文件大小： | 766K |
| 代理商： | ISL5217 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
17
register and slave register pair for each configuration
parameter and I/Q sample. The slave register for the I/Q
samples is the first location of the FIFO. The master
registers are clocked by the
μ
P write strobe, are writable and
cleared by a hard reset. The slave registers are clocked by
device clock, are readable and cleared by either a hard or
soft reset. The transfer of configuration data from the master
register to the slave register can occur synchronously after
an event or immediately after a four clock synchronization
period.
Indirect addressing is used to access the gain profile RAM,
the I coefficients RAM and the Q coefficients RAM. This type
of access relies on loading the RAM data into direct address
0x14 and the RAM address into direct address 0x15. After a
four clock synchronization period of the decoded address
0x15, the contents of the RAM data register is moved to the
address pointed to by the RAM address register. The
μ
P can
perform back-to-back accesses to the RAM data register and
RAM address register, but must maintain four f
CLK
periods
between accesses to the same address. This limits the
maximum
μ
P access rate for the RAM to
104MHz/4 = 26MHz. The RAM address register defines a
16-bit address space that is partitioned into pages of 256
words by indirect address <9:8>. Indirect address<15>
determines the access type, 1 = read; 0 = write.
The address map and bit field details for the microprocessor
interface is shown in the Tables 10-47. The procedures for
reading and writing to this interface are provided below.
Microprocessor Read/Write Procedure
The QPUC offers the microprocessor read/write access to all
of the configuration working registers, the gain profile RAM,
the I coefficients RAM and the Q coefficients RAM.
RDMODE determines the read/write mode for the
microprocessor interface as detailed in the pin description
table. The following examples have RDMODE set low, which
configures the interface for separate RD and WR strobes.
Configuration Read/Write Procedure
Write Access to the Configuration Master
Registers
Perform a direct write to the configuration master registers
by setting up the address A<6:0>, data P<15:0>, and
generating WR strobe. The overall configuration loading
sequence is as shown. The order of writing to the device
should be maintained as:
1. Write the Main Control register 0x0c. 0x9000 sets the
immediate update and microprocessor hold bits.
2. Write Device Control 0x78, bit 0 to set the broadcast bit if
writing to multiple channels. Set to 0 when writing to a
single channel.
3. Write all remaining registers sequentially.
4. Load all filter and gain coefficients.
5. Repeat steps 2-4 for all channels.
6. Write control word 0x0c to the final configuration values.
Read Access to the Configuration Slave Registers
1. Perform a direct read of a configuration register by
dropping the RD line low to transfer data from the register
selected by A<6:0> onto the data bus P<15:0>.
I/Q Sample Read/Write Procedure
Write Access to the I/Q Sample Master Registers
2. Enable the parallel input format by clearing bit 15 of the
Serial control register, 0x11.
3. Perform a direct write to Control word 1 by setting up the
address A<6:0>, data P<15:0>, and generating a rising
edge on WR.
4. Perform a direct write to Control word 0 by setting up the
address A<6:0>, data P<15:0>, and generating a rising
edge on WR. A write strobe transfers the contents of the
I/Q master registers to the first location of the FIFO.
5. Wait 4 clock cycles before performing the next write to the
Q data master register.
Read Access to the I/Q Sample Slave Registers
1. Perform a direct read of the I slave register by dropping
the RD line low to transfer data from the slave register
selected by A<6:0> onto the data bus P<15:0>.
RDMODE
RD
WR
A<6:0>
0xc
FIGURE 17. CONFIGURATION WRITE TRANSFER
P<15:0>
0x78
0x2
0x3
9000
0x4
0x5
RDMODE
RD
WR
A<6:0>
FIGURE 18. CONFIGURATION READ TRANSFER
P<15:0>
0XC
0X78
0X2
0X3
0X4
0X5
HI-Z
DATA VALID
ISL5217
相關PDF資料 |
PDF描述 |
|---|---|
| ISL5217KIZ | Quad Programmable Up Converter |
| ISL5314INZ | Direct Digital Synthesizer |
| ISL5314IN | Direct Digital Synthesizer |
| ISL5314 | Direct Digital Synthesizer |
| ISL5314EVAL2 | Direct Digital Synthesizer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISL5217_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Programmable Up Converter |
| ISL5217EVAL1 | 功能描述:EVALUATION BOARD FOR ISL5217KI RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:- 標準包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關產品:- 已供物品:模塊 其它名稱:SER3796 |
| ISL5217KI | 功能描述:上下轉換器 196BGA,-40+85C PROGRAMMABLE QUAD UP CONVERTER RoHS:否 制造商:Texas Instruments 產品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| ISL5217KIZ | 制造商:Intersil Corporation 功能描述:UP/DOWN CONV MIXER 2.5V 196BGA - Trays 制造商:Intersil 功能描述:W/ANNEAL 196BGA -40+ 85C PROG CONVER |
| ISL5239 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Pre-Distortion Linearizer |
發(fā)布緊急采購，3分鐘左右您將得到回復。