- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383132 > ISL51002EVALZ (Intersil Corporation) 10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features PDF資料下載
參數(shù)資料
| 型號： | ISL51002EVALZ |
| 廠商： | Intersil Corporation |
| 英文描述： | 10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features |
| 中文描述： | 10位的測量和自動視頻模擬前端（AFE），調(diào)節(jié)功能 |
| 文件頁數(shù)： | 20/32頁 |
| 文件大?。?/td> | 360K |
| 代理商： | ISL51002EVALZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
20
December 22, 2006
0x52
Phase ADJ MASK V, (0x01)
2:0
PADJ Exclude v2
Vertical line mask: How many lines to exclude before the
leading edge of vsync
000: 0 lines
001: 1 lines (default)
010: 2 lines
011: 4 lines
100: 6 lines
101: 8 lines
110: 10 lines
111: 12 lines
3
N/A
6:4
PADJ
E
xclude v1
Choose how many lines to exclude after the leading edge of
vsync (typically used to exclude VBI data)
000: 5 lines (default)
001: 18 lines
010: 19 lines (480i)
011: 20 lines (1080i)
100: 22 lines (576i)
101: 25 lines (720p)
110: 41 lines (480p/1080p)
111: 44 lines (576p)
0x53
Horizontal pixel mask 1,
(0x01)
7:0
PADJ Exclude h1
If a value of ‘N’ is programmed in this register, 2*N pixels after
the active edge of HSOUT will be excluded from data
collection.
Must be >0 for proper operation.
0x54
Horizontal pixel mask 2,
(0x01)
7:0
PADJ Exclude h2
If a value of ‘N’ is programmed in this register, 2*N pixels
before the active edge of HSOUT will be excluded from data
collection.
Must be >0 for proper operation.
0x55
Phase Adjust Command
Options, (0x20)
0
PADJ Blue Disable
Enable/disable blue color for measurement
0: enable
1: disable
1
PADJ Green Disable
Enable/disable green color for measurement
0: enable
1: disable
2
PADJ Red Disable
Enable/disable red color for measurement
0: enable
1: disable
3
PADJ Adjust Search Option
Search option for auto phase adjustment
0: best phase
1: worst phase
4
PADJ Adjust Speed
This is a hidden bit for customers. It decides whether the
search steps are 28 (fast) or 64 vsync intervals (slow).
0: 28 VSYNCs
1: 64 VSYNCs
5
Update Phase on VSYNC
0: phase updated immediately
1: phase updated on VSYNC (default)
6
PADJ Soft Reset
0: Normal operation
1: Reset all phase adjust state machines
Take high then low to reset phase adjust block
7
Reserved
Set to 0
Register Listing
(Continued)
ADDRESS
REGISTER
(DEFAULT VALUE)
BITS
FUNCTION NAME
DESCRIPTION
ISL51002
相關PDF資料 |
PDF描述 |
|---|---|
| ISL51002 | 10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features(具有測量和音頻調(diào)節(jié)功能的10-Bit視頻模擬前端(AFE)) |
| ISL5120IHZ-T | Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches |
| ISL5120IH-T | Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches |
| ISL5120IB | Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches |
| ISL5120IBZ | Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL51002-EVALZ | 功能描述:EVAL BOARD FOR ISL51002 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| ISL5100A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad 18V Pin Electronics Driver/Window Comparator |
| ISL5101IB | 制造商:Intersil Corporation 功能描述: |
| ISL5120 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches |
| ISL5120CB | 功能描述:IC SWITCH DUAL SPST 8SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 模擬開關，多路復用器，多路分解器 系列:- 標準包裝:48 系列:- 功能:開關 電路:4 x SPST - NO 導通狀態(tài)電阻:100 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:16-SOIC 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。