- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384520 > ISL3873 (Intersil Corporation) Wireless LAN Integrated Medium Access Controller with Baseband Processor PDF資料下載
參數(shù)資料
| 型號： | ISL3873 |
| 廠商： | Intersil Corporation |
| 元件分類： | 基帶處理器 |
| 英文描述： | Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| 中文描述： | 集成的無線局域網(wǎng)媒體訪問控制器基帶處理器 |
| 文件頁數(shù)： | 8/31頁 |
| 文件大?。?/td> | 215K |
| 代理商： | ISL3873 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
8
SYNTHCLK(PK1) Width Hi
t
H1
t
L1
t
CYC
/2 - 10
t
CYC
/2 - 10
-
t
CYC
/2 + 10
t
CYC
/2 + 10
ns
SYNTHCLK(PK1) Width Lo
-
ns
SERIAL PORT
SYNTHCLK(PK1) Clock Period
t
CYC
t
H1
, t
L1
t
CD
83ns
-
4000
ns
Low Width
t
CYC
/2 -10
-
-
t
CYC
/2 + 10
-
ns
Delay from Clock Falling Edge to SPCSx, SPAS, SPREAD,
SYNTHDATA(PK2) Outputs
10
ns
Setup Time of SYTHNDATA(PK2) Read to SYTHNCLK(PK1) Falling Edge
t
DRS
t
DRH
t
DWH
15
-
-
ns
Hold Time of SYTHNDATA(PK2) Read from SYTHNCLK(PK1) Falling Edge
0
-
-
Hold Time of SYTHNDATA(PK2) Write from SYTHNCLK(PK1) Falling Edge
0
-
-
SYSTEM INTERFACE - PC CARD IO READ 16
Data Delay After HIORD-
t
DIORD
t
HIORD
t
WIORD
t
SUA
t
HA
t
SUCE
t
HCE
t
SUREG
t
HREG
t
DFINPACK
d
DRINPACK
t
DFWT
t
DRWT
t
WWT
-
-
100
ns
Data Hold Following HIORD-
0
-
-
ns
HIORD- Width Time
165
-
-
ns
Address Setup Before HIORD-
70
-
-
ns
Address Hold Following HIORD-
20
-
-
ns
HCE(1,2)- Setup Before HIORD-
5
-
-
ns
HCE(1,2)- Hold After HIORD-
20
-
-
ns
HREG- Setup Before HIORD-
5
-
-
ns
HREG- Hold Following HIORD-
0
-
-
ns
HINPACK- Delay Falling from HIORD-
0
-
45
ns
HINPACK- Delay Rising from HIORDN
30
-
45
ns
HWAIT-
-
-
35
ns
Data Delay from HWAIT- Rising
-
-
0
ns
HWAIT- Width Time
-
-
12,000
ns
SYSTEM INTERFACE - PC CARD IO WRITE 16
Data Setup Before HIOWR-
t
SUIOWR
t
HIOWR
t
WIOWR
t
SUA
t
HA
t
SUCE
t
HCE
t
SUREG
t
HREG
t
DFWT
t
WWT
t
DRIOWR
30
-
92
ns
Data Hold Following HIOWR-
20
-
-
ns
HIOWRN- Width Time
165
-
-
ns
Address Setup Before HIOWR-
70
-
-
ns
Address Hold Following HIOWR-
20
-
-
ns
HCE(1,2)- Setup Before HIOWR-
5
-
-
ns
HCE(1,2)- Hold Following HIOWR-
20
-
-
ns
HREG- Setup Before HIOWR-
5
-
-
ns
HREG- Hold Following HIOWR-
0
-
-
ns
HWAIT- Delay Falling from HIOWR-
-
-
35
ns
HWAIT- Width Time
-
-
12,000
ns
HIOWRN High from HWAIT- High
0
-
-
ns
BASEBAND SIGNALS
Full Scale Input Voltage (V
P-P
)
Input Bandwidth (-0.5dB)
0.25
0.50
1.0
V
-
20
-
MHz
Input Capacitance
-
5
-
pF
k
MHz
Input Impedance (DC)
5
-
-
FS (Sampling Frequency)
-
-
22
AC Electrical Specifications
(Continued)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
ISL3873
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL3873IK | Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3873IK96 | Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL4089 | DC-Restored Video Amplifier(直流恢復視頻放大器) |
| ISL43113 | Low-Voltage, Dual Supply, SPST, High Performance Analog Switches(低電壓, 雙電源, SPST, 高性能模擬開關(guān)) |
| ISL43231IR | Low-Voltage, Single and Dual Supply, Triple SPDT Analog Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL38731K | 制造商:Intersil Corporation 功能描述: |
| ISL3873A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3873AIK | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3873AIK-TK | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wireless LAN Integrated Medium Access Controller with Baseband Processor |
| ISL3873BIK | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intersil Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。