- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10596 > ISL267817IUZ-T7A (Intersil)IC ADC 12BIT SPI/SRL 200K 8MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL267817IUZ-T7A |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 5/18頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT SPI/SRL 200K 8MSOP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 2.15mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-MSOP |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸入數(shù)目和類(lèi)型： | 1 個(gè)差分，雙極 |
| 其它名稱(chēng)： | ISL267817IUZ-T7ADKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
ISL267817
13
FN7877.2
April 19, 2012
POWER-DOWN/STANDBY MODES
The mode of operation of the ISL267817 is selected by
controlling the logic state of the CS/SHDN signal during a
conversion. There are two possible modes of operation: dynamic
mode or static mode. When CS/SHDN is high (deasserted), the
ADC will be in static mode. Conversely, when CS/SHDN is low
(asserted), the device will be in dynamic mode. There are no
minimum or maximum number of DCLOCK cycles required to
enter static mode, which simplifies power management and
allows the user to easily optimize power dissipation versus
throughput for different application requirements.
DYNAMIC MODE
This mode is entered when a conversion result is desired by
asserting CS/SHDN. Figure 33 shows the general diagram of
operation in this mode. The conversion is initiated on the falling
edge of CS/SHDN, as described in the “Serial Digital Interface”
section on page 14. As soon as CS/SHDN is brought high, the
conversion will be terminated and DOUT will go back into
three-state. Sixteen serial clock cycles are required to complete
the conversion and access the complete conversion result.
CS/SHDN may idle high until the next conversion or idle low until
sometime prior to the next conversion. Once a data transfer is
complete, i.e., when DOUT has returned to three-state, another
conversion can be initiated by again bringing CS/SHDN low.
STATIC MODE
The ISL267817 enters the power-saving static mode
automatically any time CS/SHDN is deasserted. It is not required
that the user force a device into this mode following a conversion
in order to optimize power consumption.
SHORT CYCLING
In cases where a lower resolution conversion is acceptable,
CS/SHDN can be pulled high before 12 DCLOCK falling edges
have elapsed. This is referred to as short cycling, and it can be
used to further optimize power dissipation. In this mode, a lower
resolution result will be acquired, but the ADC will enter static
mode sooner and exhibit a lower average power dissipation than
if the complete conversion cycle were carried out. The acquisition
time (tACQ) requirement must be met for the next conversion to
be valid.
POWER-ON RESET
The ISL267817 performs a power-on reset when the supplies are
first activated, which requires approximately 2.5ms to execute.
After this is complete, a single dummy cycle must be executed in
order to initialize the switched capacitor track and hold. A
dummy cycle will take 5μs with an 3.2MHz DCLOCK. Once the
dummy cycle is complete, the ADC mode will be determined by
the state of CS/SHDN. At this point, switching between dynamic
and static modes is controlled by CS/SHDN with no delay
required between states.
POWER vs THROUGHPUT RATE
The ISL267817 provides reduced power consumption at lower
conversion rates by automatically switching into a low-power
mode after completing a conversion. Maximum power savings
are achieved by running SCLK at the maximum rate, as shown in
Figure 34. If SCLK is operated at a fixed 16x multiple of the
FIGURE 31. PRECISION VOLTAGE REFERENCE
1
2
3
4
8
7
6
5
DNC
VIN
COMP
GND
DNC
VOUT
TRIM
0.1F
ISL267817
+VCC
0.1F
2.5V
VREF
0.1F
BULK
+
+5V
ISL21090
FIGURE 32. LOWER COST VOLTAGE REFERENCE
ISL267817
+VCC
0.1F
VREF
0.1F
BULK
+
ISL21010
GND
VIN
VOUT
1
2
3
0.1F
1.25, 2.048 OR 2.5V
+5V
FIGURE 33. NORMAL MODE OPERATION
DCLOCK
DOUT
CS/SHDN
10
1
16
NULL BIT AND CONVERSION RESULT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-27J-MX | CONVERTER MOD DC/DC 36V 75W |
| VI-273-MX | CONVERTER MOD DC/DC 24V 75W |
| VI-JTY-MX-F2 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-272-MX | CONVERTER MOD DC/DC 15V 75W |
| VI-JTY-MX-F1 | CONVERTER MOD DC/DC 3.3V 49.5W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL28005 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Micropower, Rail-to-Rail Input Current Sense Amplifier with Voltage Output |
| ISL28005_10 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Micropower, Rail-to-Rail Input Current Sense Amplifier with Voltage Output |
| ISL28005_11 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Micropower, Rail-to-Rail Input Current Sense Amplifier |
| ISL28005FH-100EVAL1Z | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 ISL28005FH EVALRD 1 5LD GAIN OF 100 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V |
| ISL28005FH100Z-T7 | 功能描述:電流靈敏放大器 ISL28005FH100Z MICRO PWR CUR SENSE AMP RoHS:否 制造商:Texas Instruments 通道數(shù)量: 共模抑制比（最小值）:110 dB 輸入補(bǔ)償電壓:80 uV 電源電壓-最大:5.5 V 電源電壓-最小:2.7 V 電源電流:350 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-16 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。