13 FN7708.2 June 28, 2012 Converter Operation The ISL267440 and ISL267450A are designed to minimize power consumption by " />
參數(shù)資料
型號: ISL267440IUZ
廠商: Intersil
文件頁數(shù): 5/18頁
文件大?。?/td> 0K
描述: IC INTERFACE
標(biāo)準(zhǔn)包裝: 980
系列: *
ISL267440, ISL267450A
13
FN7708.2
June 28, 2012
Converter Operation
The ISL267440 and ISL267450A are designed to minimize
power consumption by only powering up the SAR comparator
during conversion time. When the converter is in track mode (its
sample capacitors are tracking the input signal) the SAR
comparator is powered down. The state of the converter is
dictated by the logic state of CS. When CS is high, the SAR
comparator is powered down while the sampling capacitor array
is tracking the input. When CS transitions low, the capacitor array
immediately captures the analog signal that is being tracked.
After CS is taken low, the SCLK pin is toggled 16 times. For the
first 3 clocks, the comparator is powered up and auto-zeroed,
then the SAR decision process is begun. This process uses 12
SCLK cycles for the 12-bit ISL267450A. Each SAR decision is
presented to the SDATA output on the next clock cycle after the
SAR decision is performed. The SAR process (12 bits) is
completed on SCLK cycle 15. At this point in time, the SAR
comparator is powered down and the capacitor array is placed
back into Track mode. The last SAR comparator decision is
output from SDATA on the 16th SCLK cycle. When the last data
bit is output from SDATA, the output switches to a logic 0 until CS
is taken high, at which time, the SDATA output enters a High-Z
state.
Figures 29 and 30 on page 14 illustrate the system timing for the
12, and 10-bit converters respectively.
Power-On Reset
When power is first applied, the ISL267440/ISL267450A
performs a power-on reset that requires approximately 2.5ms to
execute. After this is complete, a single dummy conversion must
be executed (by taking CS low) in order to initialize the switched
capacitor track and hold. The dummy conversion cycle will take
1s with an 18MHz SCLK. Once the dummy cycle is complete,
the ADC mode will be determined by the state of CS. Regular
conversions can be started immediately after this dummy cycle
is completed and time has been allowed for proper acquisition.
Acquisition Time
To achieve the maximum sample rate (1MSps) in the
ISL267450A device, the maximum acquisition time is 200ns. For
slower conversion rates, or for conversions performed using a
slower SCLK value than 18MHz, the minimum acquisition time is
200ns. This same minimum applies to the ISL267440. This
minimum acquisition time also applies to all the devices if short
cycling is utilized.
Short Cycling
In cases where a lower resolution conversion is acceptable, CS
can be pulled high before all SCLK falling edges have elapsed.
This is referred to as short cycling, and it can be used to further
optimize power dissipation. In this mode, a lower resolution
result will be output, but the ADC will enter static mode sooner
and exhibit a lower average power consumption than if the
complete conversion cycle were carried out. The minimum
acquisition time (tACQ) requirement of 200ns must be met for
the next conversion to be valid.
FIGURE 27. PRECISION VOLTAGE REFERENCE FOR +5V SUPPLY
1
2
3
4
8
7
6
5
DNC
VIN
COMP
GND
DNC
VOUT
TRIM
0.1F
VDD
0.1F
2.5V
VREF
0.1F
BULK
+
5V
ISL21090
ISL267440
ISL267450A
FIGURE 28. VOLTAGE REFERENCE FOR +2.7V TO +3.6V, OR FOR +5V SUPPLY
VDD
0.1F
VREF
0.1F
BULK
+
+2.7V TO +3.6V
ISL21010
GND
VIN
VOUT
1
2
3
0.1F
1.25, 2.048 OR 2.5V
OR +5V
ISL267440
ISL267450A
相關(guān)PDF資料
PDF描述
IDT723626L12PF8 IC FIFO SYNC 256X36X2 128QFP
VI-B6N-IV-F1 CONVERTER MOD DC/DC 18.5V 150W
IDT723624L12PF8 IC FIFO SYNC 256X36X2 128QFP
VI-B6L-IV-F4 CONVERTER MOD DC/DC 28V 150W
ISL26322FVZ-T IC ADC 12BIT SPI/SRL 16-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL267440IUZ-T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 BIT 1MSPS SAR ADC 8LD 3 X 3 PROPRIETRY RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ISL267440IUZ-T7A 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 BIT 1MSPS SAR ADC IN 8LD RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ISL267450 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-Bit, 1MSPS SAR ADCs
ISL267450AIHZ-T 功能描述:IC ADC 12BIT SPI/SRL 8-SOT-23 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極
ISL267450AIHZ-T7A 功能描述:IC ADC 12BIT SPI/SRL 1M 8SOT-23 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):10 采樣率(每秒):357k 數(shù)據(jù)接口:DSP,MICROWIRE?,QSPI?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):830µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP(3x3) 包裝:剪切帶 (CT) 輸入數(shù)目和類型:2 個單端,單極;2 個單端,雙極;1 個差分,單極;1 個差分,雙極 產(chǎn)品目錄頁面:1396 (CN2011-ZH PDF) 其它名稱:MAX1395ETB+TCT