參數(shù)資料
型號(hào): ISL22429
廠商: Intersil Corporation
英文描述: Low Noise, Low Power, SPI Bus, 128 Taps, Wiper Only(低噪聲,低功率,SPI總線, 128抽頭電位器)
中文描述: 低噪聲,低功耗,SPI總線,128抽頭,雨刷,只有(低噪聲,低功率和SPI總線,128抽頭電位器)
文件頁數(shù): 10/12頁
文件大?。?/td> 357K
代理商: ISL22429
10
FN6332.1
September 26, 2006
SPI Serial Interface
The ISL22429 supports an SPI serial protocol, mode 0. The
device is accessed via the SDI input and SDO output with
data clocked in on the rising edge of SCK, and clocked out
on the falling edge of SCK. CS must be LOW during
communication with the ISL22429. SCK and CS lines are
controlled by the host or master. The ISL22429 operates
only as a slave device.
All communication over the SPI interface is conducted by
sending the MSB of each byte of data first.
Protocol Conventions
The first byte sent to the ISL22429 from the SPI host is the
Identification Byte. A valid Identification Byte contains 0101
as the four MSBs, with the following four bits set to 0.
TABLE 3. IDENTIFICATION BYTE FORMAT
The next byte sent to the ISL22429 contains the instruction
and register pointer information. The four MSBs are the
instruction and four LSBs are register address (see Table 4).
TABLE 4. IDENTIFICATION BYTE FORMAT
There are only two valid instruction sets:
1011(binary) - is a Read operation
1100(binary) - is a Write operation
Write Operation
A Write operation to the ISL22429 is a three-byte operation.
It requires first, the CS transition from HIGH to LOW, then a
valid Identification Byte, then a valid instruction byte
following by Data Byte is sent to SDI pin. The host
terminates the write operation by pulling the CS pin from
LOW to HIGH. For a write to addresses 0000b or 0001b, the
MSB at address 8 (ACR[7]) determines if the Data Byte is to
be written to volatile or both volatile and non-volatile
registers. Refer to “Memory Description” and Figure 12.
Device can receive more than one byte of data by auto
incrementing the address after each received byte. Note
after reaching the address 0110b, the internal pointer “rolls
over” to address 0000b.
The internal non-volatile write cycle starts after rising edge of
CS and takes up to 20ms. Thus, non-volatile registers must
be written individually.
Read Operation
A read operation to the ISL22429 is a three-byte operation. It
requires first, the CS transition from HIGH to LOW, then a
valid Identification Byte, then a valid instruction byte
following by “dummy” Data Byte is sent to SDI pin. The SPI
host reads the data from SDO pin on falling edge of SCK.
The host terminates the read operation by pulling the CS pin
from LOW to HIGH (see Figure 13).
The ISL22429 will provide the Data Bytes to the SDO pin as
long as SCK is provided by the host from the registers
indicated by an internal pointer. This pointer initial value is
determined by the register address in the Read operation
instruction, and increments by one during transmission of
each Data Byte. After reaching the memory location 0110b,
the pointer “rolls over” to 0000b, and the device continues to
output the data for each received SCK clock.
In order to read back the non-volatile IVR, it is recommended
that the application reads the ACR first to verify the WIP bit
is 0. If the WIP bit (ACR[5]) is not 0, the host should repeat
its reading sequence again.
FIGURE 12. THREE BYTE WRITE SEQUENCE
0
1
0
1
0
0
0
0
(MSB)
(LSB)
7
6
5
4
3
2
1
0
I3
I2
I1
I0
R3
R2
R1
R0
0
1
0
1
0
0
I3
I2
I1
I0
R3
R2
R1
R0
SCK
SDI
0
D6
D5 D4
D3
D2
D1 D0
CS
0
0
0
ISL22429
相關(guān)PDF資料
PDF描述
ISL22446 Low Noise, Low Power, SPI Bus, 128 Taps(低噪聲,低功率,SPI總線, 128抽頭電位器)
ISL22449 Low Noise, Low Power, SPI Bus, 128 Taps, Wiper Only(低噪聲,低功率,SPI總線, 128抽頭電位器)
ISL28156 39μA Micropower Single and Dual Precision Rail-to-Rail Input-Output (RRIO) Low Input Bias Current Op Amps(39μA,微功率單/雙精度軌對(duì)軌輸入-輸出(RRIO),低輸入偏流運(yùn)放)
ISL28256 39μA Micropower Single and Dual Precision Rail-to-Rail Input-Output (RRIO) Low Input Bias Current Op Amps(39μA,微功率單/雙精度軌對(duì)軌輸入-輸出(RRIO),低輸入偏流運(yùn)放)
ISL37105P-CD PRISM 3 11 Mbps Wireless Local Area Network PCMCIA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL22429UFU10Z 功能描述:IC POT DGTL 128TP LN LP 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:32 電阻(歐姆):50k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 50 ppm/°C 存儲(chǔ)器類型:易失 接口:3 線串行(芯片選擇,遞增,增/減) 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細(xì)型,TSOT-23-6 供應(yīng)商設(shè)備封裝:TSOT-23-6 包裝:帶卷 (TR)
ISL22429UFU10Z-TK 功能描述:IC POT DGTL 128TP LN LP 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:32 電阻(歐姆):50k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 50 ppm/°C 存儲(chǔ)器類型:易失 接口:3 線串行(芯片選擇,遞增,增/減) 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細(xì)型,TSOT-23-6 供應(yīng)商設(shè)備封裝:TSOT-23-6 包裝:帶卷 (TR)
ISL22429WFU10Z 功能描述:IC POT DGTL 128TP LN LP 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:32 電阻(歐姆):50k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 50 ppm/°C 存儲(chǔ)器類型:易失 接口:3 線串行(芯片選擇,遞增,增/減) 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細(xì)型,TSOT-23-6 供應(yīng)商設(shè)備封裝:TSOT-23-6 包裝:帶卷 (TR)
ISL22429WFU10Z-TK 功能描述:IC POT DGTL 128TP LN LP 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:32 電阻(歐姆):50k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 50 ppm/°C 存儲(chǔ)器類型:易失 接口:3 線串行(芯片選擇,遞增,增/減) 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細(xì)型,TSOT-23-6 供應(yīng)商設(shè)備封裝:TSOT-23-6 包裝:帶卷 (TR)
ISL22444 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Digitally Controlled Potentiometer XDCP