- 您現(xiàn)在的位置：買賣IC網 > PDF目錄383128 > ISL1218 (Intersil Corporation) Low Power RTC with Battery Backed SRAM(具有電池供電SRAM的低功率RTC) PDF資料下載
參數資料
| 型號： | ISL1218 |
| 廠商： | Intersil Corporation |
| 英文描述： | Low Power RTC with Battery Backed SRAM(具有電池供電SRAM的低功率RTC) |
| 中文描述： | 低功耗RTC與電池供電的SRAM（具有電池供電的SRAM的低功率實時時鐘） |
| 文件頁數： | 14/21頁 |
| 文件大?。?/td> | 351K |
| 代理商： | ISL1218 |
14
FN6313.0
June 22, 2006
Below are examples of both Single Event and periodic
Interrupt Mode alarms.
Example 1 – Alarm set with single interrupt (IM = ”0”)
A single alarm will occur on January 1 at 11:30am.
A. Set Alarm registers as follows:
B. Also the ALME bit must be set as follows:
xx indicate other control bits
After these registers are set, an alarm will be generated when
the RTC advances to exactly 11:30am on January 1 (after
seconds changes from 59 to 00) by setting the ALM bit in the
status register to “1” and also bringing the IRQ output low.
Example 2 – Pulsed interrupt once per minute (IM=”1”)
Interrupts at one minute intervals when the seconds register
is at 30 seconds.
A. Set Alarm registers as follows:
B. Set the Interrupt register as follows:
xx indicate other control bits
Once the registers are set, the following waveform will be
seen at IRQ-:
Note that the status register ALM bit will be set each time the
alarm is triggered, but does not need to be read or cleared.
User Registers
Addresses [12h to 19h]
These registers are 8 bytes of battery-backed user memory
storage.
I
2
C Serial Interface
The ISL1218 supports a bidirectional bus oriented protocol.
The protocol defines any device that sends data onto the
bus as a transmitter and the receiving device as the receiver.
The device controlling the transfer is the master and the
device being controlled is the slave. The master always
initiates data transfers and provides the clock for both
transmit and receive operations. Therefore, the ISL1218
operates as a slave device in all applications.
All communication over the I
2
C interface is conducted by
sending the MSB of each byte of data first.
Protocol Conventions
Data states on the SDA line can change only during SCL
LOW periods. SDA state changes during SCL HIGH are
reserved for indicating START and STOP conditions (See
Figure 12). On power up of the ISL1218, the SDA pin is in
the input mode.
All I
2
C interface operations must begin with a START
condition, which is a HIGH to LOW transition of SDA while
SCL is HIGH. The ISL1218 continuously monitors the SDA
and SCL lines for the START condition and does not
respond to any command until this condition is met (See
Figure 12). A START condition is ignored during the
power-up sequence.
All I
2
C interface operations must be terminated by a STOP
condition, which is a LOW to HIGH transition of SDA while
SCL is HIGH (See Figure 12). A STOP condition at the end
of a read operation or at the end of a write operation to
memory only places the device in its standby mode.
An acknowledge (ACK) is a software convention used to
indicate a successful data transfer. The transmitting device,
either master or slave, releases the SDA bus after
transmitting eight bits. During the ninth clock cycle, the
receiver pulls the SDA line LOW to acknowledge the
reception of the eight bits of data (See Figure 13).
ALARM
REGISTER
BIT
DESCRIPTION
7
6
5
4
3
2
1
0
HEX
SCA
0
0
0
0
0
0
0
0
00h
Seconds disabled
MNA
1
0
1
1
0
0
0
0
B0h
Minutes set to 30,
enabled
HRA
1
0
0
1
0
0
0
1
91h
Hours set to 11,
enabled
DTA
1
0
0
0
0
0
0
1
81h
Date set to 1,
enabled
MOA
1
0
0
0
0
0
0
1
81h
Month set to 1,
enabled
DWA
0
0
0
0
0
0
0
0
00h
Day of week
disabled
CONTROL
REGISTER
BIT
DESCRIPTION
7
6
5
4
3
2
1
0
HEX
INT
0
1
x
x
0
0
0
0
x0h
Enable Alarm
ALARM
REGISTER
BIT
DESCRIPTION
7 6 5 4 3 2 1 0 HEX
SCA
1 0 1 1 0 0 0 0 B0h Seconds set to 30,
enabled
MNA
0 0 0 0 0 0 0 0
00h Minutes disabled
HRA
0 0 0 0 0 0 0 0
00h Hours disabled
DTA
0 0 0 0 0 0 0 0
00h Date disabled
MOA
0 0 0 0 0 0 0 0
00h Month disabled
DWA
0 0 0 0 0 0 0 0
00h Day of week disabled
CONTROL
REGISTER
BIT
DESCRIPTION
7 6 5 4 3 2 1 0 HEX
INT
1 1 x x 0 0 0 0
x0h Enable Alarm and Int
Mode
60 SEC
RTC AND ALARM REGISTERS ARE BOTH “30” SEC
ISL1218
相關PDF資料 |
PDF描述 |
|---|---|
| ISL1219 | Low Power RTC with Battery Backed SRAM and Event Detection(具有電池供電的SRAM和事件檢測功能的低功率RTC) |
| ISL1220 | Low Power RTC with 8 Bytes of Battery Backed SRAM and Separate FOUT(具有電池供電的8位SRAM和獨立輸出的低功率RTC) |
| ISL1221 | Low Power RTC with Battery Backed SRAM and Event Detection(具有電池供電的SRAM和事件檢測功能的低功率RTC) |
| ISL21009 | High Voltage Input Precision, Low Noise FGA Voltage References(高電壓輸入精度，低噪聲FGA電壓基準) |
| ISL21400 | Programmable Temperature Slope Voltage Reference(可編程溫度斜率電壓基準) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISL1218IBZ | 功能描述:實時時鐘 REAL TIME CLKRTC IN 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL1218IBZ-T | 功能描述:實時時鐘 REAL TIME CLKRTC IN 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL1218IUZ | 功能描述:實時時鐘 REAL TIME CLKRTC IN RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL1218IUZ-T | 功能描述:實時時鐘 REAL TIME CLKRTC IN RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL1219 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM and Event Detection |
發(fā)布緊急采購，3分鐘左右您將得到回復。