- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383128 > ISD5008ED (Electronic Theatre Controls, Inc.) SINGLE CHIP VOICE RECORD PLAYBACK DEVICE 4-, 5-, 6-, AND 8- MINUTE DURATIONS PDF資料下載
參數(shù)資料
| 型號(hào)： | ISD5008ED |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | SINGLE CHIP VOICE RECORD PLAYBACK DEVICE 4-, 5-, 6-, AND 8- MINUTE DURATIONS |
| 中文描述： | 單片語音記錄重放設(shè)備4 - ，5 - ，6 - ，8 -一分鐘工期 |
| 文件頁數(shù)： | 27/47頁 |
| 文件大?。?/td> | 1174K |
| 代理商： | ISD5008ED |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
ISD5008 Product
24
Voice Solutions in Silicon
5.3
MEMO RECORD
The Memo Record mode sets the chip up to
record from the local microphone into the chip’s
Multilevel Storage Array. A connected cellular
telephone or cordless phone chip set may remain
powered down and is not active in this mode. The
path to be used is microphone input to AGC am-
plifier, then through the INPUT SOURCE MUX to the
SUM1 SUMMING amplifier. From there the path
goes through the FILTER MUX, the LOW PASS FILTER,
the SUM2 SUMMING amplifier, then to the MULTI-
LEVEL STORAGE ARRAY. In this instance, we will se-
lect the 5.3 kHz sample rate. The rest of the chip
may be powered down.
1.
Power up the AGC amplifier
—Bit AGPD
controls the power up state of the AGC
amplifier. This is bit D0 of CFG1 and must
be set to ZERO to power up this stage.
2.
Select the AGC amplfierthrough the INPUT
SOURCE MUX—Bit INS0 controls the state of
the INPUT SOURCE MUX. This is bit D9 of
CFG0 and must be set to a ZERO to select
the AGC amplifier.
3.
Select the INPUT SOURCE MUX (only) to
the S1 SUMMING amplifier
—Bits S1M0
and S1M1 control the state of the SUM1
SUMMING amplifier. These are bits D7 and
D8 respectively of CFG1 and they should
be set to the state where D7 is ZERO and D8
is ONE to select the INPUT SOURCE MUX
(only) path.
4.
Select the SUM1 SUMMING amplifier
path through the FILTER MUX
—Bit FLS0
controls the state of the FILTER MUX. This is
bit D4 of CFG1 and it must be set to ZERO
to select the SUM1 SUMMING amplifier
path.
5.
Power up the LOWPASS FILTER—
Bit FLPD
controls the power up state of the LOWPASS
FILTER stage. This is bit D1 of CFG1 and it
must be set to ZERO to power up the LOW
PASS FILTER STAGE.
6.
Select the 5.3 kHz sample rate—Bits FLD0
and FLD1 select the Low Pass filter setting
and sample rate to be used during record
and playback. These are bits D2 and D3 of
CFG1. To enable the 5.3 kHz sample rate,
D2 must be set to ZERO and D3 set to ONE.
7.
Select the LOW PASS FILTER input (only)
to the S2 SUMMING amplifier
—Bits S2M0
and S2M1 control the state of the SUM2
SUMMING amplifier. These are bits D5 and
D6 respectively of CFG1 and they should
be set to the state where D5 is ZERO and D6
is ONE to select the LOW PASS FILTER (only)
path.
To set up the chip for Memo Record, the configu-
ration registers are set up as follows:
CFG0= 0010 0100 0010 0001 (hex 2421).
CFG1= 0000 0001 0100 1000 (hex 0148).
Only those portions necessary for this mode are
powered up.
5.4
MEMO AND CALL PLAYBACK
This mode sets the chip up for local playback of
messages recorded earlier. The playback path is
from the MULTILEVEL STORAGE ARRAY to the FILTER
MUX, then to the LOW PASS FILTER stage. From
there the audio path goes through the SUM2 SUM-
MING amplifier to the VOLUME MUX, through the
VOLUME CONTROL then to the SPEAKER output
stage. We will assume that we are driving a pizeo
speaker element. This audio was previously re-
corded at 8 kHz. All unnecessary stages will be
powered down.
1.
Select the MULTILEVEL STORAGE ARRAY
path through the FILTER MUX
—Bit FLS0,
the state of the FILTER MUX. This is bit D4 of
CFG1 and must be set to ONE to select the
MULTILEVEL STORAGE ARRAY.
2.
Power up the LOWPASS FILTER
—Bit FLPD
controls the power up state of the LOWPASS
FILTER stage. This is bit D1 of CFG1 and it
must be set to ZERO to power up the LOW
PASS FILTER STAGE.
3.
Select the 8.0 kHz sample rate—Bits FLD0
and FLD1 select the Low Pass filter setting
and sample rate to be used during record
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISD5008EI | SINGLE CHIP VOICE RECORD PLAYBACK DEVICE 4-, 5-, 6-, AND 8- MINUTE DURATIONS |
| ISD5008P | SINGLE CHIP VOICE RECORD PLAYBACK DEVICE 4-, 5-, 6-, AND 8- MINUTE DURATIONS |
| ISD5008S | SINGLE CHIP VOICE RECORD PLAYBACK DEVICE 4-, 5-, 6-, AND 8- MINUTE DURATIONS |
| ISD5008SD | SINGLE CHIP VOICE RECORD PLAYBACK DEVICE 4-, 5-, 6-, AND 8- MINUTE DURATIONS |
| ISD5008SI | SINGLE CHIP VOICE RECORD PLAYBACK DEVICE 4-, 5-, 6-, AND 8- MINUTE DURATIONS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISD5008EDR | 功能描述:IC VOICE REC/PL 4-8MIN EX 28TSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISD5008 標(biāo)準(zhǔn)包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時(shí)間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:28-PDIP 其它名稱:90-21300+000 |
| ISD5008EI | 功能描述:IC VOICE REC/PL 4-8MIN IN 28TSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISD5008 標(biāo)準(zhǔn)包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時(shí)間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:28-PDIP 其它名稱:90-21300+000 |
| ISD5008EIR | 功能描述:IC VOICE REC/PL 4-8MIN IN 28TSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISD5008 標(biāo)準(zhǔn)包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時(shí)間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:28-PDIP 其它名稱:90-21300+000 |
| ISD5008EY | 功能描述:IC VOICE REC/PLAY 4-8MIN 28-TSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISD5008 標(biāo)準(zhǔn)包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時(shí)間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:28-PDIP 其它名稱:90-21300+000 |
| ISD5008EYI | 功能描述:IC VOICE REC/PLAY 4-8MIN 28-TSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 語音錄制和重放 系列:ISD5008 標(biāo)準(zhǔn)包裝:14 系列:- 接口:串行 濾波器通頻帶:1.7kHz 持續(xù)時(shí)間:8 ~ 32 秒 安裝類型:通孔 封裝/外殼:28-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:28-PDIP 其它名稱:90-21300+000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。