參數(shù)資料
型號: IR3093M
廠商: International Rectifier
英文描述: 3 PHASE OPTERON, ATHLON, OR VR10.X CONTROL IC
中文描述: 3相皓龍,速龍,或控制IC的VR10.X
文件頁數(shù): 34/39頁
文件大小: 693K
代理商: IR3093M
IR3093
Page 34 of 39
07/15/04
LAYOUT GUIDELINES
The following layout guidelines are recommended to reduce the parasitic inductance and resistance of the PCB
layout, therefore minimizing the noise coupled to the IC. Refer to the schematic in Figure 6
– System Diagram.
x
Dedicate at least one inner layer of the PCB as power ground plane (PGND).
x
The center pad of IC must be connected to ground plane (PGND) using the recommended via pattern shown in
“Package Dimensions”.
x
The IC’s PGND1, 2, 3 and LGND should connect to the center pad under IC.
x
The following components must be grounded directly to the LGND pin on the IC using a ground plane on the
component side of PCB: CSS, RSC2, RSC3, RSET, CVCC and C5VREF. The LGND should only be connected to
ground plan on the center pad under IC
x
Place the decoupling capacitors CVCC and CBIAS as close as possible to the VCC and VCCL1_2, VCCL3
pins. The ground side of CBIAS should not be connected to LGND and it should directly grounded through vias.
x
The following components should be placed as close as possible to the respective pins on the IC: RROSC,
ROCSET, CDAC, RDAC, CSS, CSC2, RSC2, CSC3, RSC3, RSET.
x
Place current sense capacitors CCS1, 2, 3 and resistors RCS1, 2, 3 as close as possible to CSINP1, 2, 3 pins
of IC and route the two current sense signals in pairs connecting to the IC. The current sense signals should be
located away from gate drive signals and switch nodes.
x
Use Kelvin connections to route the current sense traces to each individual phase inductor, in order to achieve
good current share between phases.
x
Place the input decoupling capacitors closer to the drain of top MOSFET and the source of the bottom
MOSFET. If possible, Use multiple smaller value ceramic caps instead of one big cap, or use low inductance type
of ceramic cap, to reduce the parasitic inductance.
x
Route the high current paths using wide and short traces or polygons. Use multiple vias for connections
between layers.
x
The symmetry of the following connections from phase to phase is important for proper operation:
- The Kelvin connections of the current sense signals to inductors.
- The gate drive signals from the IC to the MOSFETS.
- The polygon shape of switching nodes.
相關(guān)PDF資料
PDF描述
IR3093MTR 3 PHASE OPTERON, ATHLON, OR VR10.X CONTROL IC
IR3080 XPHASE VRD10 CONTROL IC WITH VCCVID & OVERTEMP DETECT
IR3080MTR XPHASE VRD10 CONTROL IC WITH VCCVID & OVERTEMP DETECT
IR3080M XPHASE VRD10 CONTROL IC WITH VCCVID & OVERTEMP DETECT
IR3081 XPHASE VR 10.0 CONTROL IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IR3093MPBF 功能描述:IC VID VOLTAGE PROGRAMMER 48MLPQ RoHS:是 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)
IR3093MTR 制造商:IRF 制造商全稱:International Rectifier 功能描述:3 PHASE OPTERON, ATHLON, OR VR10.X CONTROL IC
IR3093MTRPBF 功能描述:IC CTLR 3PHASE VR10 48-MLQP RoHS:是 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)
IR3094MPBF 功能描述:IC REG CTRLR BUCK PWM VM 48MLPQ RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR)
IR3094MTRPBF 功能描述:開關(guān)變換器、穩(wěn)壓器與控制器 XPHASE VRD10 CTRL IC CTRL IC 200 to 700mV RoHS:否 制造商:Texas Instruments 輸出電壓:1.2 V to 10 V 輸出電流:300 mA 輸出功率: 輸入電壓:3 V to 17 V 開關(guān)頻率:1 MHz 工作溫度范圍: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WSON-8 封裝:Reel