- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360868 > IOP480 I/O Processor|IOP 480 Design Notes PDF資料下載
參數(shù)資料
| 型號： | IOP480 |
| 英文描述： | I/O Processor|IOP 480 Design Notes |
| 中文描述： | I / O處理器|眼壓480設計說明 |
| 文件頁數(shù)： | 3/11頁 |
| 文件大?。?/td> | 245K |
| 代理商： | IOP480 |
3.
Design Issue:
The memory controller configuration registers allow settings for zero wait state
SRAM writes. However, the IOP 480 does not support zero wait state writes to
asynchronous SRAM on the local bus. Zero wait state reads from external
asynchronous SRAM are unaffected as they do not require the toggling of the
MWE# signal.
Recommendations:
1. Use 1 wait state writes when accessing external asynchronous SRAM
(WDD=1).
2. Use SDRAM instead of SRAM for fast accesses to memory.
3. Use SBSRAM.
4.
External local master write to IOP 480 internal
configuration registers with WAIT# being used to insert
wait states
Design Issue:
The WAIT# input can be used by an external local bus master to insert wait
states when accessing the IOP 480 internal configuration registers or when
accessing the PCI bus during Direct Master accesses.
During a configuration write, WAIT# must be asserted (by the external local
master) a minimum of two (2) clocks before READY# is asserted by the IOP 480,
for the IOP 480 to sense the WAIT# input. The earliest READY# will be asserted
is seven (7) clocks after the assertion of ADS#. Therefore, in order to ensure that
WAIT# is recognized by the IOP 480, WAIT# should be asserted no later than
five (5) clocks after the assertion of ADS#. Any assertion of WAIT# more than
five (5) clocks after the assertion of ADS# may be ignored by the IOP 480.
If the IOP 480 does not sense WAIT# it will simply assert READY# for one clock
(and think the cycle has ended) instead of waiting until WAIT# has been negated.
This problem applies only when an external local master is writing to the IOP 480
internal configuration registers.
Zero Wait State SRAM Writes
Confidential
Document number: DN-IOP 480 Rev AA-SIL-1.3
-
3-
相關PDF資料 |
PDF描述 |
|---|---|
| IOS62C256-70U | IC-SM-256K CMOS SRAM |
| IP-ED8B10B | Telecomm/Datacomm |
| IP100 | PCI 10/100M Single Chip Ethernet Controller |
| IP101 | PHY 10/100M Single Chip Fast Ethernet Transceiver |
| IP1060AD | Analog IC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IOPROJECTPRO | 制造商:Opto 22 功能描述:IOPROJECT PROFESSIONAL SOFTWARE SUITE, Kit Contents:Professional software suite, |
| IOPS-66-3610 | 制造商:IBase Technology (USA) Inc. 功能描述:OPS,CI5 3610ME,40G SSD,4GB RAM - Bulk |
| IOPS-76-3610 | 制造商:IBase Technology (USA) Inc. 功能描述:OPS,I5 3610ME,8G RAM,40G MSATA - Bulk |
| IOR000B20 | 制造商:Amphenol PCD 功能描述:DIN-RAIL INTERFACE MODULE PRODUCT -SEE CATALOG - Bulk |
| IOR000B30 | 制造商:Amphenol PCD 功能描述:DIN-RAIL INTERFACE MODULE PRODUCT -SEE CATALOG - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。