參數(shù)資料
型號(hào)： IDT82V2616BB
廠商： IDT, Integrated Device Technology Inc
文件頁(yè)數(shù)： 4/99頁(yè)
文件大?。?/td> 0K
描述： IC INVERSE MUX 16CH ATM 272-PBGA
標(biāo)準(zhǔn)包裝： 1
應(yīng)用： 無(wú)線
接口： Utopia
電源電壓： 2.97 V ~ 3.63 V
封裝/外殼： 260-BGA
供應(yīng)商設(shè)備封裝： 260-PBGA（19x19）
包裝： 托盤
安裝類型： 表面貼裝
其它名稱： 82V2616BB
PIN DESCRIPTION
12
December 4, 2006
IDT82V2616
Inverse Multiplexing for ATM
2
PIN DESCRIPTION
Table-1 Pin Description
Name
Pin Number
Input/Output
Description
Global Signals
SYSCLK
C6
I
SYSCLK: System Clock
System clock for the IDT82V2616. Default is 20 MHz.
RST
T15
I
RST: System Reset
System reset signal, low active. After reset, all registers are reset to default values, and both the con-
tents in SRAM and the downloaded software are cleared.
ATM Utopia Interface
TxClk
F15
I
TxClk: Utopia Transmit Clock
Utopia transmit clock used to transfer data from the ATM layer to the IDT82V2616. The frequency of
the TxClk should be less than or equal to that of the system clock.
Data is sampled on the rising edge of this signal.
TxEnb
G18
I
TxEnb: Utopia Transmit Enable
Utopia low active signal asserted by the ATM layer device during cycles when TxData contains valid
cell data.
The TxEnb input is sampled on the rising edge of TxClk.
TxAddr4
TxAddr3
TxAddr2
TxAddr1
TxAddr0
G16
G15
F18
F17
F16
I
TxAddr[4:0]: Utopia Transmit Address
Utopia transmit port address driven from the ATM layer to poll and select an appropriate port.
The TxAddr[4:0] input bus are sampled on the rising edge of TxClk.
TxData7
TxData6
TxData5
TxData4
TxData3
TxData2
TxData1
TxData0
H15
H16
H17
H18
J15
J16
J17
J18
I
TxData[7:0]: Utopia Transmit Data
Utopia 8-bit data bus driven from the ATM layer to the IDT82V2616.
The TxData[7:0] input bus are sampled on the rising edge of TxClk.
TxClav
E18
High-Z
O
TxClav: Utopia Transmit Cell Available
Utopia transmit cell available signal from the IDT82V2616 to the ATM layer. A polled port drives TxClav
only during each cycle following one with its address on the TxAddr lines. The polled port asserts
TxClav high to indicate its corresponding FIFO can accept the transfer of a complete cell, otherwise it
deasserts the signal.
The TxClav output is updated on the rising edge of TxClk.
Note: This pin requires a pull-down resistor.
TxSOC
G17
I
TxSOC: Utopia Transmit Start of Cell
Utopia start of cell signal. It will be driven high by the ATM layer when TxData[7:0] contain the first valid
byte of a cell.
The TxSOC input is sampled on the rising edge of TxClk.
RxClk
E17
I
RxClk: Utopia Receive Clock
Utopia receive clock. The frequency of RxClk should be less than or equal to the frequency of the sys-
tem clock.
Data is sampled on the rising edge of this signal.
RxEnb
E16
I
RxEnb: Utopia Receive Enable
When this pin is low, the received data will be transferred on RxData[7:0] in the following cycles.
The RxEnb input is sampled on the rising edge of RxClk.
相關(guān)PDF資料
PDF描述
VI-JT1-IW-F1 CONVERTER MOD DC/DC 12V 100W
IDT82V2608BB IC INVERSE MUX 8CH ATM 208-BGA
PIC24FV16KA302-I/SO MCU 16KB FLASH 2KB RAM 28-SOIC
PIC16C716-20/SO IC MCU OTP 2KX14 A/D PWM 18SOIC
IDT82V2604BB IC INVERSE MUX 4CH ATM 208-BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT82V2616BBG 功能描述:IC INVERSE MUX 16CH ATM 272-PBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
IDT82V3001A 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL WITH SINGLE REFERENCE INPUT
IDT82V3001A_08 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL WITH SINGLE REFERENCE INPUT
IDT82V3001APV 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL WITH SINGLE REFERENCE INPUT
IDT82V3001APVG 功能描述:IC PLL WAN W/SGL REF INP 56SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*