參數(shù)資料
型號(hào): IDT79RC32V332-133DHG
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 27/30頁(yè)
文件大?。?/td> 0K
描述: IC PROC 32BIT CPU 133MHZ 208-QFP
產(chǎn)品變化通告: Product Discontinuation 07/Dec/2009
標(biāo)準(zhǔn)包裝: 24
系列: Interprise™
處理器類型: RISC 32-位
速度: 133MHz
電壓: 3.3V
安裝類型: 表面貼裝
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
包裝: 托盤
其它名稱: 79RC32V332-133DHG
6 of 30
May 4, 2004
IDT 79RC32332
mem_wait_n
Input
Memory Wait Negated Requires an external pull-up.
SRAM/IOI/IOM modes: Allows external wait-states to be injected during the last cycle before data is sam-
pled.
DPM (dual-port) mode: Allows dual-port busy signal to restart memory transaction.
Alternate function: sdram_wait_n.
mem_245_oe_n
Output
H
Low
Memory FCT245 Output Enable Negated
Controls output enable to optional FCT245 transceiver bank by asserting during both reads and writes to
a memory or I/O bank.
mem_245_dt_r_n
Output
Z
High
Memory FCT245 Direction Xmit/Rcv Negated Recommend an external pull-up.
Alternate function: cpu_dt_r_n. See CPU Core Specific Signals below.
output_clk
Output cpu_mas
terclk
High
Output Clock
Optional clock output.
PCI Interface
pci_ad[31:0]
I/O
Z
PCI
PCI Multiplexed Address/Data Bus
Address driven by Bus Master during initial frame_n assertion, and then the Data is driven by the Bus
Master during writes; or the Data is driven by the Bus Slave during reads.
pci_cbe_n[3:0]
I/O
Z
PCI
PCI Multiplexed Command/Byte Enable Bus
Command (not negated) Bus driven by the Bus Master during the initial frame_n assertion. Byte Enable
Negated Bus driven by the Bus Master during the data phase(s).
pci_par
I/O
Z
PCI
PCI Parity
Even parity of the pci_ad[31:0] bus. Driven by Bus Master during Address and Write Data phases. Driven
by the Bus Slave during the Read Data phase.
pci_frame_n
I/O
Z
PCI
PCI Frame Negated
Driven by the Bus Master. Assertion indicates the beginning of a bus transaction. De-assertion indicates
the last datum.
pci_trdy_n
I/O
Z
PCI
PCI Target Ready Negated
Driven by the Bus Slave to indicate the current datum can complete.
pci_irdy_n
I/O
Z
PCI
PCI Initiator Ready Negated
Driven by the Bus Master to indicate that the current datum can complete.
pci_stop_n
I/O
Z
PCI
PCI Stop Negated
Driven by the Bus Slave to terminate the current bus transaction.
pci_idsel_n
Input
PCI Initialization Device Select
Uses pci_req_n[2] pin. See the PCI subsection.
pci_perr_n
I/O
Z
PCI
PCI Parity Error Negated
Driven by the receiving Bus Agent 2 clocks after the data is received, if a parity error occurs.
pci_serr_n
I/O
Open-
collec-
tor
ZPCI
System Error Requires an external pull-up.
Driven by any agent to indicate an address parity error, data parity during a Special Cycle command, or
any other system error.
pci_clk
Input
PCI Clock
Clock for PCI Bus transactions. Uses the rising edge for all timing references.
pci_rst_n
Input
L
PCI Reset Negated
Host mode: Resets all PCI related logic.
Satellite mode: Resets all PCI related logic and also warm resets the 32332.
pci_devsel_n
I/O
Z
PCI
PCI Device Select Negated
Driven by the target to indicate that the target has decoded the present address as a target address.
Name
Type
Reset
State
Status
Drive
Strength
Capability
Description
Table 1 Pin Descriptions (Part 2 of 6)
相關(guān)PDF資料
PDF描述
IDT70V35S15PF IC SRAM 144KBIT 15NS 100TQFP
IDT709149S10PF8 IC SRAM 36KBIT 10NS 80TQFP
FMM43DSEI CONN EDGECARD 86POS .156 EYELET
FMM43DRKI CONN EDGECARD 86POS DIP .156 SLD
EMC31DTEF CONN EDGECARD 62POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT79RC32V332-133DHGI 制造商:Integrated Device Technology Inc 功能描述:IC PROC 32BIT CPU 133MHZ 208-QFP
IDT79RC32V332-133DHI 功能描述:IC PROC 32BIT CPU 133MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
IDT79RC32V332-150DH 功能描述:IC PROC 32BIT CPU 150MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
IDT79RC32V332-150DHG 功能描述:IC PROC 32BIT CPU 150MHZ 208-QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
IDT79RC32V333-100DH 功能描述:IC PROC 32BIT CPU 100MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤