- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2077 > IDT72V71650BB (IDT, Integrated Device Technology Inc)IC DGTL SW 8192X8192 144-BGA PDF資料下載
參數(shù)資料
| 型號： | IDT72V71650BB |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 17/18頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL SW 8192X8192 144-BGA |
| 標(biāo)準(zhǔn)包裝： | 10 |
| 系列： | 72V |
| 類型： | 多路復(fù)用器 |
| 電路： | 1 x 32:32 |
| 獨立電路： | 1 |
| 電壓電源： | 單電源 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 144-BGA |
| 供應(yīng)商設(shè)備封裝： | 144-PBGA（13x13） |
| 包裝： | 托盤 |
| 其它名稱： | 72V71650BB |
8
INDUSTRIAL TEMPERATURERANGE
IDT72V71650 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 8,192 x 8,192
TABLE 5 — CONTROL REGISTER (CR) BITS
Reset Value:
0000H.
BIT
NAME
DESCRIPTION
15
SRS
A one will reset the device and have the same effect as the RESET pin. Must be zero for normal operation.
(SoftwareReset)
14
OEI
When1,theTX16-31/OEI0-15pinswillbeOEI0-15andreflecttheactiveorhigh-impedancestateoftheircorrespondingoutputdata
(OutputEnableIndication)
streams. When 0, this feature is disabled and these pins are used as output data streams TX16-31.
13
OEPOL
When1,aoneonanOutputEnableIndicationpindenotesanactivestateontheoutputdatastream;zeroonanOutputEnableIndication
(Output Enable Polarity)
pin denotes high-impedance state. When 0, a one on an Output Enable Indication pin denotes high-impedance and a zero denotes
an active state.
12
AOE
When 1, TX0-31 will behave as OEI0-31 accordingly. These outputs will reflect the active or high-impedance state of the
(All Output Enables)
corresponding output data streams (TX0-31) in another IDT72V71650 if programmed identically. When 0, the TSI operates in the
normal switch mode.
11-10
Unused
Must be zero for normal operation.
9
MBP
When 1, the Connection Memory block programming feature is ready for the programming of Connection Memory HIGH bits, bit
(Memory Block Program)
14 to bit 15. When 0, this feature is disabled.
8-7
BPD1-0
These bits carry the value to be loaded into the Connection Memory block whenever the memory block programming feature
(Block Programming
is activated. After the Memory Block Program bit in the Control Register is set to 1 and the Block Programming Enable is set to 1,
Data)
the contents of the bits Block Programming Data1-0 are loaded into bit 15 and 14 of the Connection Memory. Bit 13 to bit 0 of the
Connection Memory are set to 0.
6
BPE
A zero to one transition of this bit enables the memory block programming function. The Block Programming Enable and
(Begin Block
Block Programming Data1-0 bits in the Control Register have to be defined in the same write operation. Once the Block
ProgrammingEnable)
Programming Enable bit is set HIGH, the device requires two frames to complete the block programming. After the programming
function has finished, the Block Programming Enable, Memory Block Program and Block Programming Data 1-0 bits will be reset
to zero by the device to indicate the operation is complete.
5
OSB
When ODE = 0 and Output Stand By = 0, the output drivers of the transmit serial streams are in high-impedance mode. When
(Output Stand By)
either ODE = 1 or Output Stand By =1 the output serial streams drivers function normally.
4
SFE
AzerotoonetransitioninthisbitstartstheFrameEvaluationprocedure.WhentheCompleteFrameEvaluationbitintheFrameAlignment
(Start Frame Evaluation)
Register changes from zero to one, the evaluation procedure stops. To start another Frame Evaluation cycle, set this bit to zero for
at least one frame.
3-2
Unused
Must be zero for normal operation.
1-0
DR1-0
DR1
DR0
DataRate
Master Clock
0
2.048Mb/s
4.096 MHz
0
1
4.096Mb/s
8.192 MHz
1
0
8.192Mb/s
16.384 MHz
1
16.384Mb/s
16.384 MHz
15
14
13
12
11
10
9876543
210
SRS
OEI
OEPOL
AOE
0
MBP
BPD1
BPD0
BPE
OSB
SFE
0
DR1
DR0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V71660DR | IC DGTL SW 16382X16384 208-PQFP |
| IDT72V73250BB | IC DGTL SW 8192X8192 144-BGA |
| IDT72V73260DAG | IC DGTL SW 16384X16384 144-TQFP |
| IDT72V73263BB | IC DGTL SW 16384X16384 208-BGA |
| IDT72V73273BBG | IC DGTL SW 32768X32768 208-BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72V71660BB | 功能描述:IC DGTL SW 16382X16384 208-BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - 信號開關(guān)，多路復(fù)用器，解碼器 系列:72V 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨立電路:1 輸出電流高，低:8mA，8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
| IDT72V71660DR | 功能描述:IC DGTL SW 16382X16384 208-PQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 信號開關(guān)，多路復(fù)用器，解碼器 系列:72V 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨立電路:1 輸出電流高，低:8mA，8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
| IDT72V72100L10BB | 功能描述:IC FIFO 131KX36 10NS 256BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72V72100L10BBG | 功能描述:IC FIFO 131KX36 10NS 256BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72V72100L15BB | 功能描述:IC FIFO 131KX36 15NS 256BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。