- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄2076 > IDT7208L35P (IDT, Integrated Device Technology Inc)IC FIFO 64KX9 35NS 28DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT7208L35P |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 11/14頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FIFO 64KX9 35NS 28DIP |
| 產(chǎn)品變化通告： | Product Discontinuation 26/Apr/2010 |
| 標(biāo)準(zhǔn)包裝： | 13 |
| 系列： | 7200 |
| 功能： | 異步 |
| 存儲(chǔ)容量： | 576K（64K x 9） |
| 數(shù)據(jù)速率： | 22.22MHz |
| 訪問(wèn)時(shí)間： | 35ns |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 28-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 28-PDIP |
| 包裝： | 管件 |
| 其它名稱： | 7208L35P |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
6
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
IDT7203/7204/7205/7206/7207/7208 CMOS ASYNCHRONOUS FIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
loaded(seeOperatingModes).TheSingleDeviceModeisinitiatedbygrounding
the Expansion In (XI).
TheIDT7203/7204/7205/7206/7207/7208canbemadetoretransmitdata
when the Retransmit Enable Control (RT) input is pulsed LOW. A retransmit
operationwillsettheinternalreadpointertothefirstlocationandwillnotaffectthe
writepointer. ThestatusoftheFlagswillchangedependingontherelativelocations
of the read and write pointers. Read Enable (R) and Write Enable (W) must be
intheHIGHstateduringretransmit. Thisfeatureisusefulwhenlessthan2,048/
4,096/8,192/16,384/32,768/65,536writesareperformedbetweenresets. The
retransmitfeatureisnotcompatiblewiththeDepthExpansionMode.
EXPANSIONIN(XI)—Thisinputisadual-purposepin. ExpansionIn(XI)
isgroundedtoindicateanoperationinthesingledevicemode. ExpansionIn(XI)
isconnectedtoExpansionOut(XO)ofthepreviousdeviceintheDepthExpansion
or Daisy-Chain Mode.
OUTPUTS:
FULLFLAG
(FF)—TheFullFlag(FF)willgoLOW,inhibitingfurtherwrite
operations,whenthedeviceisfull. IfthereadpointerisnotmovedafterReset(RS),
the Full Flag (FF) will go LOW after 2,048/4,096/8,192/16,384/32,768/65,536
writes.
EMPTYFLAG(EF)—TheEmptyFlag(EF)willgoLOW,inhibitingfurther
readoperations,whenthereadpointerisequaltothewritepointer,indicatingthat
thedeviceisempty.
EXPANSIONOUT/HALF-FULLFLAG(XO/HF)—Thisisadual-purpose
output. Inthesingledevicemode,whenExpansionIn(XI)isgrounded,thisoutput
actsasanindicationofahalf-fullmemory.
Afterhalfofthememoryisfilled,andatthefallingedgeofthenextwriteoperation,
theHalf-FullFlag(HF)willbesettoLOWandwillremainsetuntilthedifference
betweenthewritepointerandreadpointerislessthanorequaltoonehalfofthe
totalmemoryofthedevice. TheHalf-FullFlag(HF)isthenresetbytherisingedge
ofthereadoperation.
IntheDepthExpansionMode,ExpansionIn(XI)isconnectedtoExpansion
Out (XO)ofthepreviousdevice. Thisoutputactsasasignaltothenextdevice
intheDaisyChainbyprovidingapulsetothenextdevicewhenthepreviousdevice
reachesthelastlocationofmemory. TherewillbeanXOpulsewhentheWrite
pointerreachesthelastlocationofmemory,andanadditionalXOpulsewhenthe
Readpointerreachesthelastlocationofmemory.
DATA OUTPUTS (Q0-Q8) — Q0-Q8 are data outputs for 9-bit wide data.
Theseoutputsareinahigh-impedanceconditionwheneverRead(R)isinaHIGH
state.
SIGNAL DESCRIPTIONS
INPUTS:
DATA IN (D0–D8)
— Data inputs for 9-bit wide data.
CONTROLS:
RESET ( RS ) — Reset is accomplished whenever the Reset (RS) input is
takentoaLOWstate. Duringreset,bothinternalreadandwritepointersareset
tothefirstlocation.Aresetisrequiredafterpower-upbeforeawriteoperationcan
take place. Both the Read Enable (R) and Write Enable (W) inputs must
beintheHIGHstateduringthewindowshowninFigure2(i.e.tRSSbefore
the rising edge of RS) and should not change until tRSR after the rising
edge of RS.
WRITE ENABLE ( W ) — A write cycle is initiated on the falling edge of this
inputiftheFullFlag(FF)isnotset.Dataset-upandholdtimesmustbeadhered-
to,withrespecttotherisingedgeoftheWriteEnable(W).DataisstoredintheRAM
array sequentially and independently of any on-going read operation.
Afterhalfofthememoryisfilled,andatthefallingedgeofthenextwriteoperation,
theHalf-FullFlag(HF)willbesettoLOW,andwillremainsetuntilthedifference
betweenthewritepointerandreadpointerisless-thanorequaltoone-halfofthe
totalmemoryofthedevice.TheHalf-FullFlag(HF)isthenresetbytherisingedge
ofthereadoperation.
Topreventdataoverflow,theFullFlag(FF)willgoLOWonthefallingedge
ofthelastwritesignal,whichinhibitsfurtherwriteoperations. Uponthecompletion
of a valid read operation, the Full Flag (FF) will go HIGH after tRFF, allowing a
newvalidwritetobegin.WhentheFIFOisfull,theinternalwritepointerisblocked
from W,soexternalchangesinW willnotaffecttheFIFOwhenitisfull.
READENABLE(R)—A readcycleisinitiatedonthefallingedgeoftheRead
Enable (R), provided the Empty Flag (EF) is not set. The data is accessed on
aFirst-In/First-Outbasis,independentofanyongoingwriteoperations. AfterRead
Enable (R) goes HIGH, the Data Outputs (Q0 through Q8) will return to a high-
impedanceconditionuntilthenextReadoperation. Whenallthedatahasbeen
read from the FIFO, the Empty Flag (EF) will go LOW, allowing the “final” read
cyclebutinhibitingfurtherreadoperations,withthedataoutputsremaininginahigh-
impedancestate.Onceavalidwriteoperationhasbeenaccomplished,theEmpty
Flag (EF) will go HIGH after tWEF and a valid Read can then begin. When the
FIFOisempty,theinternalreadpointerisblockedfromRsoexternalchangeswill
notaffecttheFIFOwhenitisempty.
FIRST LOAD/RETRANSMIT ( FL/RT
) — This is a dual-purpose input. In
theDepthExpansionMode,thispinisgroundedtoindicatethatitisthefirstdevice
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72125L25SOG | IC FIFO 1KX16 PAR-SER 28SOIC |
| IDT72240L10TP | IC FIFO 4KX8 SYNC 10NS 28DIP |
| IDT72245LB10JG | IC FIFO 4096X18 SYNC 10NS 68PLCC |
| IDT72251L15JI | IC FIFO SYNC 512X9 15NS 32PLCC |
| IDT72265LA15PFI | IC FIFO 8KX18 LP 15NS 64QFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72103L120D | 制造商:Integrated Device Technology Inc 功能描述:FIFO, 2K x 9, Asynchronous, 40 Pin, Ceramic, DIP |
| IDT72103S50P | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT72104S120P | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT72104S50D | 制造商:Integrated Device Technology Inc 功能描述: 制造商:Integrated Device Technology Inc 功能描述:4K X 9 OTHER FIFO, 50 ns, CDIP40 |
| IDT72104S50P | 制造商:IDT/89'S 功能描述:FIFO, 4K x 9, Asynchronous, 40 Pin, Plastic, DIP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。