參數(shù)資料
型號: IDT5V49EE901NLGI
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 18/36頁
文件大小: 0K
描述: IC PLL CLK GEN 200MHZ 32VFQFN
產(chǎn)品培訓(xùn)模塊: VersaClock™ III Programmable Clocks
特色產(chǎn)品: VersaClock III Timing Devices
標(biāo)準(zhǔn)包裝: 490
系列: VersaClock™ III
類型: 時鐘發(fā)生器,多路復(fù)用器
PLL: 帶旁路
輸入: LVCMOS,LVTTL,晶體
輸出: HCSL,LVCMOS,LVDS,LVPECL,LVTTL
電路數(shù): 1
比率 - 輸入:輸出: 2:9
差分 - 輸入:輸出: 無/是
頻率 - 最大: 500MHz
除法器/乘法器: 是/是
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 32-VFQFPN 裸露焊盤(4x4)
包裝: 托盤
其它名稱: 800-1914
IDT5V49EE901
EEPROM PROGRAMMABLE CLOCK GENERATOR
CLOCK SYNTHESIZER
IDT EEPROM PROGRAMMABLE CLOCK GENERATOR
25
IDT5V49EE901
REV R 092412
Programming Registers Table
Addr
Default
Register
Hex
Value
Bit #
Description
76
5
4
3
2
1
0
0x00
00
Reserved
HW/SW
Hardware/Software Mode control
HW/SW - 0=HW, 1=SW
0x01
00
Reserved
SEL[2:0]
SEL[2:0] - selects configuration in
SW mode
0x02
02
SP
OE6
OE5
OE4
OE3
OE2
OE1
OE0
OEx=Output Power Suspend
function for OUTx (‘1’=OUTx will
be suspended on SD/OE pin.
Disable mode is defined by
OEMx bits), ‘0’=outputs enabled
and no association with OE pin
(default).
0x03
02
Reserved
OS*[6:0]
OS*[6:0] - output suspend, active
low. Overwrites OE setting.
0x04
0F
SH
Reserved
PLLS*[3:0]
PLLS*[3:0] - PLL Suspend, active
low
SH - shutdown/OE configuration
0x05
04
Reserved
XTCLKSEL
Reserved
XTCLKSEL - crystal/clock select.
0=Crytal, 1=ICLK
0x06
00
Reserved
0x07
00
Reserved
XTAL[4:0]
XTAL[4:0] - crystal cap
0x08
00
Reserved
0x09
00
Reserved
0x0A
10
CZ0_CFG4
IP0[2:0]_CFG4
RZ0[3:0]_CFG4
PLL0 loop parameter
0x0B
10
CZ0_CFG5
IP0[2:0]_CFG5
RZ0[3:0]_CFG5
0x0C
10
CZ0_CFG0
IP0[2:0]_CFG0
RZ0[3:0]_CFG0
0x0D
10
CZ0_CFG1
IP0[2:0]_CFG1
RZ0[3:0]_CFG1
0x0E
10
CZ0_CFG2
IP0[2:0]_CFG2
RZ0[3:0]_CFG2
0x0F
10
CZ0_CFG3
IP0[2:0]_CFG3
RZ0[3:0]_CFG3
0x10
00
Reserved
D0[6:0]_CFG0
PLL0 input divider and input sel
D0[6:0] - 127 step Ref Div
D0 = 0 means power down.
0x11
00
Reserved
D0[6:0]_CFG1
0x12
00
Reserved
D0[6:0]_CFG2
0x13
00
Reserved
D0[6:0]_CFG3
0x14
00
Reserved
D0[6:0]_CFG4
0x15
00
Reserved
D0[6:0]_CFG5
0x16
01
N0[7:0]_CFG4
N - Feedback Divider
2 - 4095 (values of “0” and “1” are
not allowed) Total feedback with
A, using provided calculation
0x17
01
N0[7:0]_CFG5
0x18
01
N0[7:0]_CFG0
0x19
01
N0[7:0]_CFG1
0x1A
01
N0[7:0]_CFG2
0x1B
01
N0[7:0]_CFG3
0x1C
00
A0[3:0]_CFG0
N0[11:8]_CFG0
0x1D
00
A0[3:0]_CFG1
N0[11:8]_CFG1
0x1E
00
A0[3:0]_CFG2
N0[11:8]_CFG2
0x1F
00
A0[3:0]_CFG3
N0[11:8]_CFG3
0x20
00
A0[3:0]_CFG4
N0[11:8]_CFG4
0x21
00
A0[3:0]_CFG5
N0[11:8]_CFG5
0x22
10
CZ1_CFG4
IP1[2:0]_CFG4
RZ1[3:0]_CFG4
PLL1 Loop Parameter
0x23
10
CZ1_CFG5
IP1[2:0]_CFG5
RZ1[3:0]_CFG5
0x24
10
CZ1_CFG0
IP1[2:0]_CFG0
RZ1[3:0]_CFG0
0x25
10
CZ1_CFG1
IP1[2:0]_CFG1
RZ1[3:0]_CFG1
0x26
10
CZ1_CFG2
IP1[2:0]_CFG2
RZ1[3:0]_CFG2
0x27
10
CZ1_CFG3
IP1[2:0]_CFG3
RZ1[3:0]_CFG3
相關(guān)PDF資料
PDF描述
ICS97U870AKI IC CLK DVR PLL 1:10 40VFQFPN
X9250TS24Z-2.7 IC XDCP QUAD 256TP 100K 24-SOIC
IDTQS34X383Q3G8 IC EXCHANGE SW 32BIT BUS 80QVSOP
X9250US24Z-2.7 IC XDCP QUAD 256TP 50K 24-SOIC
X9241AWVIZ IC XDCP QUAD 4X10K EE 20-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT5V49EE901NLGI8 功能描述:IC PLL CLK GEN 200MHZ 32VFQFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:VersaClock™ III 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
IDT5V49EE901PGGI 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GENERATOR
IDT5V49EE901PGGI8 制造商:Integrated Device Technology Inc 功能描述:IC CLK GEN EEPROM PROGR 28TSSOP
IDT5V49EE902-EVB 制造商:Integrated Device Technology Inc 功能描述:EVAL BOARD FOR IDT 5V49EE902
IDT5V49EE902NLGI 功能描述:IC CLOCK GEN PLL 500MHZ 32VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT