- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360789 > ICSSSTV16859CG-T DDR 13-Bit to 26-Bit Registered Buffer PDF資料下載
參數(shù)資料
| 型號： | ICSSSTV16859CG-T |
| 英文描述： | DDR 13-Bit to 26-Bit Registered Buffer |
| 中文描述： | 復(fù)員13位至26位注冊緩沖區(qū) |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 98K |
| 代理商： | ICSSSTV16859CG-T |
5
ICSSSTV16859C
0703A—10/15/02
Switching Characteristics
(over recommended operating free-air temperature range, unless otherwise noted) (see Figure 1)
From
(Input)
(Output)
MIN
200
1.7
1.6
TYP
MAX
f
max
MHz
ns
ns
ns
CLK, CLK# (TSSOP)
CLK, CLK# (VFQFN[MLF2])
RESET#
Q
Q
Q
2.3
2.1
2.7
2.6
3.5
t
phl
SYMBOL
V
DD
= 2.5V ±0.2V
UNITS
To
t
PD
Timing Requirements
1
(over recommended operating free-air temperature range, unless otherwise noted)
MIN
MAX
200
2.7
2.6
3.5
4
f
clock
Clock frequency
MHz
ns
ns
ns
V/ns
ns
ns
ns
ns
TSSOP
VFQFN [MLF2]
1.7
1.6
t
RST
t
SL
Reset to output time
Output slew rate
Setup time, fast slew rate
2 & 4
Setup time, slow slew rate
3 & 4
Hold time, fast slew rate
2 & 4
Hold time, slow slew rate
3 & 4
1 - Guaranteed by design, not 100% tested in production.
2 - For data signal input slew rate of
≥
1V/ns.
3 - For data signal input slew rate of
≥
0.5V/ns and < 1V/ns.
1
0.4
0.6
0.4
0.5
4 - CLK, CLK# signals input slew rate of
≥
1V/ns.
V
DDQ
= 2.5V ± 0.2V
UNITS
PARAMETERS
Data before CLK
↑
, CLK#
↓
Data after CLK
↑
, CLK#
↓
Clock to output time
SYMBOL
t
S
T
h
Notes:
t
PD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICSSSTV16859yG-T | DDR 13-Bit to 26-Bit Registered Buffer |
| ICSSSTV32852 | DDR 24-Bit to 48-Bit Registered Buffer |
| ICSSSTV32852yHT | DDR 24-Bit to 48-Bit Registered Buffer |
| ICSSSTVA16857YGLF-T | DDR 14-Bit Registered Buffer |
| ICSSSTVA16857 | DDR 14-Bit Registered Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSSSTV16859YG-T | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSSSTV16859YK | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSSSTV32852 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 24-Bit to 48-Bit Registered Buffer |
| ICSSSTV32852YHT | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 24-Bit to 48-Bit Registered Buffer |
| ICSSSTVA16857 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。