參數(shù)資料
型號(hào): ICSSSTUB32866Bz(LF)T
英文描述: 25-Bit Configurable Registered Buffer for DDR2
中文描述: 25位可配置的注冊(cè)緩沖DDR2內(nèi)存
文件頁數(shù): 15/28頁
文件大?。?/td> 554K
代理商: ICSSSTUB32866BZ(LF)T
15
ICSSSTUB32866B
Advance Information
1165—10/25/06
2. Device standard (cont'd)
from high to low, all data and clock inputs signals must be held at valid logic levels (not floating) for a
minimum time of t
INACT
max
CK
D1D14
RST#
DCS#
CSR#
CK#
Q1Q14
PAR_IN
PPO
QERR#
(not used)
tinact
tRPHL
RST# to Q
tRPHL
RST# to PPO
tRPLH
RST# to QERR#
H, L, or X
H or L
After
is switched
RST#
Figure 14 — Timing diagram for the first SSTU32866 (1:2 register-A configuration) device used in
pair; C0=0, C1=1; RST# switches from H to L
相關(guān)PDF資料
PDF描述
ICSSSTUB32871A 27-Bit Registered Buffer for DDR2
ICSSSTUB32871AzLFT 27-Bit Registered Buffer for DDR2
ICSSSTUB32871AzT 27-Bit Registered Buffer for DDR2
ICSSSTUB32872A 28-Bit Registered Buffer for DDR2
ICSSSTUBF32866A 25-Bit Configurable Registered Buffer for DDR2
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICSSSTUB32871A 制造商:ICS 制造商全稱:ICS 功能描述:27-Bit Registered Buffer for DDR2
ICSSSTUB32871AZLFT 制造商:ICS 制造商全稱:ICS 功能描述:27-Bit Registered Buffer for DDR2
ICSSSTUB32871AZT 制造商:ICS 制造商全稱:ICS 功能描述:27-Bit Registered Buffer for DDR2
ICSSSTUB32872A 制造商:ICS 制造商全稱:ICS 功能描述:28-Bit Registered Buffer for DDR2
ICSSSTUBF32866A 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2