參數(shù)資料
型號(hào): ICSSSTUB32866B
英文描述: 25-Bit Configurable Registered Buffer for DDR2
中文描述: 25位可配置的注冊(cè)緩沖DDR2內(nèi)存
文件頁(yè)數(shù): 8/28頁(yè)
文件大?。?/td> 554K
代理商: ICSSSTUB32866B
8
ICSSSTUB32866B
Advance Information
1165—10/25/06
2. Device standard (cont'd)
Figure 7 — Parity logic diagram for 1:2 register-A configuration (positive logic); C0=0, C1=1
D
CK
R
G2
RST
J1
CK
H1
CK
Parity
Generator
11
11
D2
A2
PPO
QERR
D2D3,
D5D6,
D8D14
D2D3,
D5D6,
D8D14
LPS0
(internal node)
D2D3,
D5D6,
D8-D14
VREF
11
PAR_IN
G1
1
0
R
CK
2Bit
Counter
A3, T3
0
1
C0
G6
C1
G5
LPS1
(internal node)
CE
D
CK
R
D
CK
R
D
CK
R
D
CK
R
0
1
CE
Q2AQ3A,
Q5AQ6A,
Q8AQ14A
11
Q2BQ3B,
Q5BQ6B,
Q8BQ14B
11
Q
Q
Q
Q
Q
相關(guān)PDF資料
PDF描述
ICSSSTUB32866Bz(LF)T 25-Bit Configurable Registered Buffer for DDR2
ICSSSTUB32871A 27-Bit Registered Buffer for DDR2
ICSSSTUB32871AzLFT 27-Bit Registered Buffer for DDR2
ICSSSTUB32871AzT 27-Bit Registered Buffer for DDR2
ICSSSTUB32872A 28-Bit Registered Buffer for DDR2
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICSSSTUB32866BZ(LF)T 制造商:ICS 制造商全稱(chēng):ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2
ICSSSTUB32871A 制造商:ICS 制造商全稱(chēng):ICS 功能描述:27-Bit Registered Buffer for DDR2
ICSSSTUB32871AZLFT 制造商:ICS 制造商全稱(chēng):ICS 功能描述:27-Bit Registered Buffer for DDR2
ICSSSTUB32871AZT 制造商:ICS 制造商全稱(chēng):ICS 功能描述:27-Bit Registered Buffer for DDR2
ICSSSTUB32872A 制造商:ICS 制造商全稱(chēng):ICS 功能描述:28-Bit Registered Buffer for DDR2