- 您現(xiàn)在的位置：買賣IC網 > PDF目錄360785 > ICS950403 AMD - K8⑩ System Clock Chip PDF資料下載
參數(shù)資料
| 型號： | ICS950403 |
| 英文描述： | AMD - K8⑩ System Clock Chip |
| 中文描述： | AMD公司-的K8⑩系統(tǒng)時鐘芯片 |
| 文件頁數(shù)： | 17/18頁 |
| 文件大?。?/td> | 200K |
| 代理商： | ICS950403 |
17
ICS950403
Advance Information
0732—01/27/03
Fig. 1
Shared Pin Operation -
Input/Output Pins
The I/O pins designated by (input/output) on the ICS950403
serve as dual signal functions to the device. During initial
power-up, they act as input pins. The logic level (voltage)
that is present on these pins at this time is read and
stored into a 5-bit internal data latch. At the end of Power-
On reset, (see AC characteristics for timing values), the
device changes the mode of operations for these pins to
an output function. In this mode the pins produce the
specified buffered clocks to external loads.
To program (load) the internal configuration register for
these pins, a resistor is connected to either the VDD
(logic 1) power supply or the GND (logic 0) voltage
potential. A 10 Kilohm (10K) resistor is used to provide
both the solid CMOS programming voltage needed during
the power-up programming period and to provide an
insignificant load on the output clock during the subsequent
operating period.
Via to
VDD
Clock trace to load
Series Term. Res.
Programming
Header
Via to Gnd
Device
Pad
2K
8.2K
Figure 1 shows a means of implementing this function
when a switch or 2 pin header is used. With no jumper is
installed the pin will be pulled high. With the jumper in
place the pin will be pulled low. If programmability is not
necessary, than only a single resistor is necessary. The
programming resistors should be located close to the
series termination resistor to minimize the current loop
area. It is more important to locate the series termination
resistor close to the driver than the programming resistor.
相關PDF資料 |
PDF描述 |
|---|---|
| ICS950403 | AMD - K8⑩ System Clock Chip |
| ICS950405 | AMD - K8 System Clock Chip |
| ICS950410 | AMD - K System Clock Chip |
| ICS950508 | Programmable Timing Control HubTM for PII/IIITTM |
| ICS950508yFLF-T | Programmable Timing Control HubTM for PII/IIITTM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICS950405 | 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8 System Clock Chip |
| ICS950405AFLF | 功能描述:IC SYSTEM CLK CHIP AMD-K8 48SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:TCH™ 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| ICS950405AFLFT | 功能描述:IC SYSTEM CLK CHIP AMD-K8 48SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:TCH™ 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| ICS950410 | 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K System Clock Chip |
| ICS950410AFLF | 功能描述:IC SYSTEM CLK CHIP AMD-K8 48SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:TCH™ 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。