參數(shù)資料
型號: ICS950201FLF-T
英文描述: Programmable Timing Control Hub⑩ for P4⑩
中文描述: 可編程定時控制中心,為小四至⑩⑩
文件頁數(shù): 15/16頁
文件大小: 206K
代理商: ICS950201FLF-T
15
Integrated
Circuit
Systems, Inc.
ICS950201
0460G—08/31/04
Ordering Information
ICS950201
y
GLF-T
AREA
INDEX
1 2
N
D
E1
E
PLANE
SEATING
A1
A
A2
e
- C -
b
c
L
aaa
C
6.10 mm. Body, 0.50 mm. pitch TSSOP
(240 mil)
(0.020 mil)
MIN
--
0.05
0.80
0.17
0.09
SEE VARIATIONS
8.10 BASIC
MAX
1.20
0.15
1.05
0.27
0.20
MIN
--
.002
.032
.007
.0035
SEE VARIATIONS
0.319 BASIC
MAX
.047
.006
.041
.011
.008
A
A1
A2
b
c
D
E
E1
e
L
N
α
aaa
6.00
6.20
.236
.244
0.45
SEE VARIATIONS
0.75
.018
SEE VARIATIONS
.030
--
--
0.10
.004
VARIATIONS
MIN
13.90
MAX
14.10
MIN
.547
MAX
.555
56
10-0039
SYMBOL
In Millimeters
COMMON DIMENSIONS COMMON DIMENSIONS
In Inches
0.50 BASIC
0.020 BASIC
N
D mm.
D (inch)
Reference Doc.: JEDEC Publication 95, MO-153
Example:
ICS XXXX
y
G LF- T
Designation for tape and reel packaging
Lead Free (Optional)
Package Type
G = TSSOP
Revision Designator
(will not correlate with datasheet revision)
Device Type
Prefix
ICS = Standard Device
相關PDF資料
PDF描述
ICS952802 Programmable Timing Control Hu for P4 processor
ICSSSTV16857 DDR 14-Bit Registered Buffer
ICSSSTV16857yL-T DDR 14-Bit Registered Buffer
ICSSSTV16859 DDR 13-Bit to 26-Bit Registered Buffer
ICSSSTV16859yK DDR 13-Bit to 26-Bit Registered Buffer
相關代理商/技術參數(shù)
參數(shù)描述
ICS950201GLF-T 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub⑩ for P4⑩
ICS950202 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control HubTM for P4TM
ICS950202BF 制造商:Ics 功能描述:PROGRAMMABLE TIMING CONTROL HUB FOR P4
ICS950208 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for P4
ICS950211 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for P4