參數(shù)資料
型號(hào): ICS950201FLF-T
英文描述: Programmable Timing Control Hub⑩ for P4⑩
中文描述: 可編程定時(shí)控制中心,為小四至⑩⑩
文件頁(yè)數(shù): 11/16頁(yè)
文件大?。?/td> 206K
代理商: ICS950201FLF-T
11
Integrated
Circuit
Systems, Inc.
ICS950201
0460G—08/31/04
1.
The ICS clock generator is a slave/receiver, I
2
C component. It can read back the data stored in the latches for
verification.
Read-Back will support Intel PIIX4 "Block-Read" protocol
.
The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
The input is operating at 3.3V logic levels.
The data byte format is 8 bit bytes.
To simplify the clock generator I
2
C interface, the protocol is set to use only "
Block-Writes
" from the controller. The bytes
must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been
transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes.
The data is loaded until a Stop sequence is issued.
At power-on, all registers are set to a default condition, as shown.
2.
3.
4.
5.
6.
General I
2
C serial interface information
The information in this section assumes familiarity with I
2
C programming.
For more information, contact ICS for an I
2
C programming application note.
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address D2
(H)
ICS clock will
acknowledge
Controller (host) sends a dummy command code
ICS clock will
acknowledge
Controller (host) sends a dummy byte count
ICS clock will
acknowledge
Controller (host) starts sending first byte (Byte 0)
through byte 5
ICS clock will
acknowledge
each byte
one at a
time
.
Controller (host) sends a Stop bit
How to Read:
Controller (host) will send start bit.
Controller (host) sends the read address D3
(H)
ICS clock will
acknowledge
ICS clock will send the
byte count
Controller (host) acknowledges
ICS clock sends first byte
(Byte 0) through byte 6
Controller (host) will need to acknowledge each byte
Controller (host) will send a stop bit
N
otes:
Controller (Host)
Start Bit
Address
D2
(H)
ICS (Slave/Receiver)
ACK
Dummy Command Code
ACK
Dummy Byte Count
ACK
Byte 0
ACK
Byte 1
ACK
Byte 2
ACK
Byte 3
ACK
Byte 4
ACK
Byte 5
ACK
Byte 6
ACK
Stop Bit
How to Write:
Controller (Host)
Start Bit
Address
D3
(H)
ICS (Slave/Receiver)
ACK
Byte Count
ACK
Byte 0
ACK
Byte 1
ACK
Byte 2
ACK
Byte 3
ACK
Byte 4
ACK
Byte 5
ACK
Byte 6
ACK
Stop Bit
How to Read:
相關(guān)PDF資料
PDF描述
ICS952802 Programmable Timing Control Hu for P4 processor
ICSSSTV16857 DDR 14-Bit Registered Buffer
ICSSSTV16857yL-T DDR 14-Bit Registered Buffer
ICSSSTV16859 DDR 13-Bit to 26-Bit Registered Buffer
ICSSSTV16859yK DDR 13-Bit to 26-Bit Registered Buffer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS950201GLF-T 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub⑩ for P4⑩
ICS950202 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control HubTM for P4TM
ICS950202BF 制造商:Ics 功能描述:PROGRAMMABLE TIMING CONTROL HUB FOR P4
ICS950208 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for P4
ICS950211 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for P4