參數(shù)資料
型號(hào): ICS932S200BGT
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 9/13頁
文件大?。?/td> 0K
描述: IC FREQ TIMING GENERATOR 56TSSOP
標(biāo)準(zhǔn)包裝: 2,000
類型: 時(shí)鐘/頻率發(fā)生器
PLL:
主要目的: 服務(wù)器
輸入: 晶體
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 1:20
差分 - 輸入:輸出: 無/無
頻率 - 最大: 133MHz
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 56-TFSOP(0.240",6.10mm 寬)
供應(yīng)商設(shè)備封裝: 56-TSSOP
包裝: 帶卷 (TR)
其它名稱: 932S200BGT
5
ICS932S200
0427D—12/15/08
PCI_STOP# Timing Diagram
PCI_STOP# is an input to the clock synthesizer and must be made synchronous to the clock driver PCICLK_F output.
It is used to turn off the PCI clocks for low power operation. PCI clocks are required to be stopped in a low state and
started such that a full high pulse width is guaranteed. ONLY one rising edge of PCICLK_F is allowed after the clock
control logic switched for the PCI outputs to become enabled/disabled.
Notes:
1. All timing is referenced to CPUCLK.
2. Internal means inside the chip.
3. All other clocks continue to run undisturbed.
4. PD# and CPU_STOP# are shown in a high state.
5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.
CPUCLK
(internal)
(externall)
PCICLK
PCI_STOP#
CPU_STOP#
PD#
PCICLK
相關(guān)PDF資料
PDF描述
VE-J1M-MW-B1 CONVERTER MOD DC/DC 10V 100W
ICS932S203AFLNT IC FREQ GEN W/CPU CLOCK 56-SSOP
ICL3245ECA-T IC 3DRVR/5RCVR RS232 3V 28-SSOP
VE-BWZ-MV-F4 CONVERTER MOD DC/DC 2V 60W
ICS932S203AFLFT IC FREQ GEN W/CPU CLOCK 56-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS932S200YF-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Dual Server/Workstation Systems
ICS932S200YG-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Dual Server/Workstation Systems
ICS932S202 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Differential PIIIType Dual-CPU Systems
ICS932S203 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Frequency Generator with 133MHz Differential CPU Clocks
ICS932S203AF 制造商:INT_CIR_SYS 功能描述: