- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9600 > ICS932S200BGT (IDT, Integrated Device Technology Inc)IC FREQ TIMING GENERATOR 56TSSOP PDF資料下載
參數(shù)資料
| 型號： | ICS932S200BGT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 1/13頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FREQ TIMING GENERATOR 56TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 類型： | 時鐘/頻率發(fā)生器 |
| PLL： | 是 |
| 主要目的： | 服務(wù)器 |
| 輸入： | 晶體 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:20 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 133MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-TFSOP（0.240"，6.10mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 56-TSSOP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 932S200BGT |
General Description
Features
ICS932S200
Integrated
Circuit
Systems, Inc.
0427D—12/15/08
Block Diagram
Frequency Timing Generator for Dual Server/Workstation Systems
Pin Configuration
56-pin 300 mil SSOP
56-pin 240 mil TSSOP
Generates the following system clocks:
- 6 CPU clocks ( 2.5V, 100/133MHz)
- 6 PCI clocks, including 1 free running(3.3V,
33MHz)
- 3 IOAPIC clocks (2.5V, 16.67MHz)
- 2 Fixed frequency 66MHz clocks(3.3V, 66MHz)
- 2 REF clocks(3.3V, 14.318MHz)
- 1 USB clock (3.3V, 48MHz)
Efficient power management through PD#,
CPU_STOP# and PCI_STOP#.
0.5% typical down spread modulation on CPU, PCI,
IOAPIC and 3V66 output clocks.
Uses external 14.318MHz crystal.
The ICS932S200 is a dual CPU clock generator for
serverworks HE-T, HE-SL-T, LE-T chipsets for P III type
processors in a Dual-CPU system. Single ended CPU
clocks provide faster than 1.5V/ns transition times by
parallel connection of 2 CPU pins to each processor.
Spread Spectrum may be enabled by driving the
SPREAD# pin active. Spread spectrum typically
reduces system EMI by 8dB to 10dB. This simplifies
EMI qualification without resorting to board design
iterations or costly shielding. The ICS932S200 employs
a proprietary closed loop design, which tightly controls
the percentage of spreading over process and
temperature variations.
Key Specification:
CPU Output Jitter: 150ps
IOAPIC Output Jitter: 250ps
3V66, PCI Output Jitter: 250ps
CPU Output Skew: <175ps
PCI Output Skew: <500ps
3V66 Output Skew <250ps
IOAPIC Output Skew <250ps
CPU to 3V66 Output Offset: 0 - 1.5ns (CPU leads)
CPU to PCI Output Offset: 1.5 - 4.0ns (CPU leads)
CPU to APIC Output Offset: 1.5 - 4.0ns (CPU
leads)
PCICLK_F
PLL2
PLL1
Spread
Spectrum
48MHz
CPUCLK (5:0)
IOAPIC (2:0)
3V66 (1:0)
PCICLK (4:0)
5
3
2
6
2
X1
X2
XTAL
OSC
CPU
DIVDER
IOAPIC
DIVDER
3V66
DIVDER
PCI
DIVDER
Stop
PD#
PCI_STOP#
CPU_STOP#
SPREAD#
SEL 133/100#
SEL0
SEL1
Control
Logic
Config.
Reg.
REF (1:0)
GND
REF0
REF1
VDD
X1
X2
GND
PCICLK_F
VDD
PCICLK0
PCICLK1
GND
PCICLK2
PCICLK3
VDD
PCICLK4
GND
VDD
GND
3V66_0
3V66_1
VDD
SEL 133/100#
VDDL
IOAPIC2
IOAPIC1
IOAPIC0
GND
VDDL
CPUCLK5
CPUCLK4
GND
VDDL
CPUCLK3
CPUCLK2
GND
VDDL
CPUCLK1
CPUCLK0
GND
VDD
GND
PCI_STOP#
CPU_STOP#
PD#
SPREAD#
SEL1
SEL0
VDD
48MHz
GND
ICS932S200
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J1M-MW-B1 | CONVERTER MOD DC/DC 10V 100W |
| ICS932S203AFLNT | IC FREQ GEN W/CPU CLOCK 56-SSOP |
| ICL3245ECA-T | IC 3DRVR/5RCVR RS232 3V 28-SSOP |
| VE-BWZ-MV-F4 | CONVERTER MOD DC/DC 2V 60W |
| ICS932S203AFLFT | IC FREQ GEN W/CPU CLOCK 56-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS932S200YF-T | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Dual Server/Workstation Systems |
| ICS932S200YG-T | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Dual Server/Workstation Systems |
| ICS932S202 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Differential PIIIType Dual-CPU Systems |
| ICS932S203 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Frequency Generator with 133MHz Differential CPU Clocks |
| ICS932S203AF | 制造商:INT_CIR_SYS 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。