- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360783 > ICS9248YG-195LF-T Frequency Generator & Integrated Buffers for PENTIUM II/III & K6 PDF資料下載
參數(shù)資料
| 型號： | ICS9248YG-195LF-T |
| 英文描述： | Frequency Generator & Integrated Buffers for PENTIUM II/III & K6 |
| 中文描述： | 頻率發(fā)生器 |
| 文件頁數(shù)： | 3/16頁 |
| 文件大小： | 160K |
| 代理商： | ICS9248YG-195LF-T |
3
ICS9248-195
0375D—02/02/04
Byte0: Functionality and Frequency Select Register (default = 0)
Serial Configuration Command Bitmap
Notes:
1, Default at Power-up will be for latched logic inputs to define frequency. Bit [2, 6:4] are default to 0011.
2, PWD = Power-Up Default
The
ICS9248-195
is the single chip clock solution for Notebook designs using the 440BX, MX, VIA PM/PL/PLE 133
style chip set, with Coppermine or Tualatin processor, for Note book applications. It provides all necessary clock signals
for such a system.
Spread spectrum may be enabled through I
2
C programming. Spread spectrum typically reduces system EMI by 8dB
to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The
ICS9248-
195
employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and
temperature variations.
General Description
Bit
PWD
FS3
Bit2
FS2
Bit6
FS1
Bit5
FS0
Bit4
CPUCLK
PCICLK
Center
Spread %
Down
Spread%
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
66.67
100.00
66.67
133.33
66.67
100.00
100.00
133.33
66.67
100.00
90.00
133.33
70.00
105.00
133.33
140.00
33.33
33.33
33.33
33.33
33.33
33.33
33.33
33.33
33.33
33.33
30.00
33.33
35.00
35.00
33.33
35.00
±0.35%
±0.35%
±0.60%
±0.35%
±0.23%
±0.23%
±0.60%
±0.23%
±0.45%
±0.45%
±0.35%
±0.45%
±0.35%
±0.35%
±0.60%
±0.35%
-0.70%
-0.70%
-1.20%
-0.70%
-0.45%
-0.45%
-1.20%
-0.45%
-0.90%
-0.90%
-0.70%
-0.90%
-0.70%
-0.70%
-1.20%
-0.70%
0 - Normal
1 - Spread Spectrum Enabled
Note1
0011
Description
1
0
1
0 = Center Spread Spectrum Modulation
1 = Down Spread Spectrum Modulation
0 - Frequency is selected by hardware select pins. Latched inputs.
1 - Frequency is controlled by I
2
C programming.
0 - Running
1 - Tristate all outputs
0
Bit 0
Bit 7
Bit 3
Bit 2,
6:4
Bit 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9248-95 | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9248F-126 | Peripheral IC |
| ICS9248F-126-T | Peripheral IC |
| ICS9248F-128 | Peripheral IC |
| ICS9248F-134 | Peripheral IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9248YG-50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| ICS9248YG-50T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| ICS9248YG-50-T | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Pentium II Systems |
| ICS9248YG-56-T | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Pentium II Systems |
| ICS9248YG-92 | 制造商:ICS 制造商全稱:ICS 功能描述:Mobile Pentium IITM System Clock Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。