參數(shù)資料
型號(hào): ICS9248YF-195LF-T
英文描述: Frequency Generator & Integrated Buffers for PENTIUM II/III & K6
中文描述: 頻率發(fā)生器
文件頁(yè)數(shù): 13/16頁(yè)
文件大?。?/td> 160K
代理商: ICS9248YF-195LF-T
13
ICS9248-195
0375D—02/02/04
CLK_STOP# Timing Diagram
CLK_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power
operation. CLK_STOP# is synchronized by the
ICS9248-195
. The minimum that the CPU clock is enabled (CLK_STOP#
high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks
will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse.
CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.
Notes:
1. All timing is referenced to the internal CPU clock.
2. CLK_STOP# is an asynchronous input and metastable conditions may exist. This signal is
synchronized to the CPU clocks inside the ICS9248-195.
3. SDRAM-F output is controlled by Buffer in signal, not affected by the ICS9248-195
CLK_STOP# signal. SDRAM are controlled as shown.
4. All other clocks continue to run undisturbed.
PCICLK
SDRAM
CPUCLK
CPUCLK _F
SDRAM_F
PCI_STOP# (High)
CLK_STOP#
INTERNAL
CPUCLK
相關(guān)PDF資料
PDF描述
ICS9248YG-195LF-T Frequency Generator & Integrated Buffers for PENTIUM II/III & K6
ICS9248-95 Frequency Generator & Integrated Buffers for PENTIUM/ProTM
ICS9248F-126 Peripheral IC
ICS9248F-126-T Peripheral IC
ICS9248F-128 Peripheral IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS9248YF-199-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator for SIS 735/740 with AMD K7 Processor
ICS9248YF-39 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM
ICS9248YF-64 制造商:ICS 制造商全稱:ICS 功能描述:AMD-K7TM System Clock Chip
ICS9248YF-65 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for PENDIUM II Systems
ICS9248YF-66 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for PENTIUM II Systems