- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360783 > ICS9248YF-195LF-T Frequency Generator & Integrated Buffers for PENTIUM II/III & K6 PDF資料下載
參數(shù)資料
| 型號： | ICS9248YF-195LF-T |
| 英文描述： | Frequency Generator & Integrated Buffers for PENTIUM II/III & K6 |
| 中文描述： | 頻率發(fā)生器 |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 160K |
| 代理商： | ICS9248YF-195LF-T |
12
ICS9248-195
0375D—02/02/04
PD# Timing Diagram
The power down selection is used to put the part into a very low power state without turning off the power to the part.
PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering
down the clock synthesizer.
Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven
to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 4 mS.
The power down latency should be as short as possible but conforming to the sequence requirements shown below.
PCI_STOP# and CLK_STOP# are considered to be don't cares during the power down operations. The REF and 48MHz
clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping
and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device).
2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.
CPUCLK
PCICLK
VCO
Crystal
PD#
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9248YG-195LF-T | Frequency Generator & Integrated Buffers for PENTIUM II/III & K6 |
| ICS9248-95 | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9248F-126 | Peripheral IC |
| ICS9248F-126-T | Peripheral IC |
| ICS9248F-128 | Peripheral IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9248YF-199-T | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator for SIS 735/740 with AMD K7 Processor |
| ICS9248YF-39 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9248YF-64 | 制造商:ICS 制造商全稱:ICS 功能描述:AMD-K7TM System Clock Chip |
| ICS9248YF-65 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for PENDIUM II Systems |
| ICS9248YF-66 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for PENTIUM II Systems |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。