- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2075 > ICS873996AYLFT (IDT, Integrated Device Technology Inc)IC ZD/MULT/DIVIDER 48-LQFP PDF資料下載
參數(shù)資料
| 型號： | ICS873996AYLFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 8/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ZD/MULT/DIVIDER 48-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | HiPerClockS™ |
| 類型： | 零延遲，倍增器，除法器 |
| PLL： | 帶旁路 |
| 輸入： | HCSL，LVDS，LVHSTL，LVPECL，SSTL |
| 輸出： | LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:6 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 640MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 48-PTQFP-EP（7x7） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 873996AYLFT |
Micrel, Inc.
SY88149CL
January 2009
7
M9999-011609-C
hbwhelp@micrel.com or (408) 955-1690
Functional Block Diagram
Detailed Description
The SY88149CL high-sensitivity limiting post amplifier
operates from a single +3.3V power supply, over
temperatures from –40°C to +85°C. Signals with data
rates up to 1.25Gbps and as small as 5mVPP can be
amplified. Figure 1 shows the allowed input voltage
swing. The SY88149CL generates an SD output,
allowing feedback to EN for output stability. SDLVL sets
the sensitivity of the input amplitude detection.
Input Amplifier/Buffer
Figure 2 shows a simplified schematic of the input
stage. The high-sensitivity of the input amplifier allows
signals as small as 5mVPP to be detected and amplified.
The input amplifier allows input signals as large as
1800mVPP. Input signals are linearly amplified with a
typically 42dB differential voltage gain. Since it is a
limiting amplifier, the SY88149CL outputs typically
1500mVPP voltage-limited waveforms for input signals
that are greater than 12mVPP. Applications requiring the
SY88149CL to operate with high-gain should have the
upstream TIA placed as close as possible to the
SY88149CL’s input pins. This ensures the best
performance of the device.
Output Buffer
The SY88149CL’s PECL output buffer is designed to
drive 50 lines. The output buffer requires appropriate
termination for proper operation. An external 50
resistor to VCC–2V for each output pin provides this.
Figure 3 shows a simplified schematic of the output
stage.
Signal Detect
The SY88149CL generates a chatter-free Signal-Detect
(SD) open-collector TTL output with internal 4.75k pull-
up resistor, as shown in Figure 4. SD is used to
determine that the input amplitude is too small to be
considered a valid input. SD asserts high if the input
amplitude rises above threshold set by SDLVL and de-
asserts low otherwise. SD can be fed back to the enable
(EN) input to maintain output stability under a SDs of
signal condition. EN de-asserts low the true output
signal without removing the input signals. Typically,
3.4dB SD hysteresis is provided to prevent chattering.
Signal Detect Level Set
A programmable SD level set pin (SDLVL) sets the
threshold of the input amplitude detection. Connecting
an external resistor between VCC and SDLVL sets the
voltage at SDLVL. This voltage ranges from VCC to VREF.
The external resistor creates a voltage divider between
VCC and VREF, as shown in Figure 5.
Hysteresis
The SY88149CL provides typically 3.4dB SD electrical
hysteresis. By definition, a power ratio measured in dB
is 10log (power ratio). Power is calculated as V
2
IN/R for
an electrical signal. Hence the same ratio can be stated
as 20log (voltage ratio). While in linear mode, the
electrical voltage input changes linearly with the optical
power and hence the ratios change linearly. Therefore,
the optical hysteresis in dB is half the electrical
hysteresis in dB given in the data sheet. The
SY88149CL is an electrical device; this data sheet
refers to hysteresis in electrical terms. With 3.4dB SD
hysteresis, a voltage factor of 1.5 is required to assert or
de-assert SD.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS87421AMILFT | IC CLOCK GEN LVDS 8-SOIC |
| ICS8745BM-21LFT | IC CLK GEN 1:1 DIFF-LVDS 20-SOIC |
| ICS874S02BMILF | IC CLK GEN 1:1 DIFF ZD 20SOIC |
| ICS8752CYLFT | IC CLK MULT/ZD BUFFER 32-LQFP |
| ICS87608AYILFT | IC CLK GEN PCI/PCI-X 32-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS874001AGI-02LF | 功能描述:IC PCI EXPRSS/JITT ATTEN 20TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:FemtoClock™, PCI Express™ (PCIe) 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS874001AGI-02LFT | 功能描述:IC PCI EXPRSS/JITT ATTEN 20TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:FemtoClock™, PCI Express™ (PCIe) 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS874001AGI-05LF | 功能描述:IC PCI EXPRSS/JITT ATTEN 20TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:FemtoClock™, PCI Express™ (PCIe) 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| ICS874001AGI-05LFT | 功能描述:IC PCI EXPRSS/JITT ATTEN 20TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:FemtoClock™, PCI Express™ (PCIe) 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS874002AGLF | 功能描述:IC JITTER ATTENUATOR 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:HiPerClockS™, PCI Express® (PCIe) 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。