- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2073 > ICS850S1201BGILF (IDT, Integrated Device Technology Inc)IC CLOCK MUX 12:1 250MHZ 20TSSOP PDF資料下載
參數(shù)資料
| 型號： | ICS850S1201BGILF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 11/13頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK MUX 12:1 250MHZ 20TSSOP |
| 標(biāo)準(zhǔn)包裝： | 74 |
| 系列： | HiPerClockS™ |
| 類型： | 多路復(fù)用器 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 12:1 |
| 差分 - 輸入:輸出： | 無/無 |
| 輸入： | LVCMOS，LVTTL |
| 輸出： | LVCMOS，LVTTL |
| 頻率 - 最大： | 250MHz |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 管件 |
ICS850S1201BGI REVISION A JANUARY 4, 2010
7
2010 Integrated Device Technology, Inc.
ICS850S1201I Data Sheet
12:1 SINGLE-ENDED MULTIPLEXER
Additive Phase Jitter
The spectral purity in a band at a specific offset from the fundamental
compared to the power of the fundamental is called the dBc Phase
Noise. This value is normally expressed using a Phase noise plot
and is most often the specified plot in many applications. Phase noise
is defined as the ratio of the noise power present in a 1Hz band at a
specified offset from the fundamental frequency to the power value of
the fundamental. This ratio is expressed in decibels (dBm) or a ratio
of the power in the 1Hz band to the power in the fundamental. When
the required offset is specified, the phase noise is called a dBc value,
which simply means dBm at a specified offset from the fundamental.
By investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the entire
time record of the signal. It is mathematically possible to calculate an
expected bit error rate given a phase noise plot.
As with most timing specifications, phase noise measurements has
issues relating to the limitations of the equipment. Often the noise
floor of the equipment is higher than the noise floor of the device. This
is illustrated above. The device meets the noise floor of what is
shown, but can actually be lower. The phase noise is dependent on
the input source and measurement equipment.
Offset Frequency (Hz)
SSB
Phase
Noise
dBc/Hz
Additive Phase Jitter @ 155.52MHz
12kHz to 20MHz = 0.35ps (typical)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS851010AYLFT | IC CLK BUFFER 1:10 250MHZ 32TQFP |
| ICS851021AYLF | IC CLK BUFFER 1:21 250MHZ 64TQFP |
| ICS85102AGILFT | IC CLOCK BUFFER MUX 2:2 16-TSSOP |
| ICS85104AGILFT | IC CLOCK BUFFER MUX 2:4 20-TSSOP |
| ICS85105AGILF | IC CLOCK BUFFER MUX 2:5 20-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS850S1201BGILFT | 功能描述:IC CLOCK MUX 12:1 250MHZ 20TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
| ICS850S1601AGILF | 功能描述:IC CLK MUX 16:1 250MHZ 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
| ICS850S1601AGILFT | 功能描述:IC CLK MUX 16:1 250MHZ 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
| ICS851010AYILF | 制造商:Integrated Device Technology Inc 功能描述:IC CLK BUFFER 1:10 250MHZ 32TQFP |
| ICS851010AYILFT | 制造商:Integrated Device Technology Inc 功能描述:IC CLK BUFFER 1:10 250MHZ 32TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。